# CS 152A Lab 1: Sequencer

Gee Won (Jennifer) Jo, Andrew Lin, Daxuan (Albert) Shu 704171725, 204455444, 204853061 CS 152A Lab 5 April 27th, 2017

# Introduction

In this lab, we will understand a small scale FPGA project and make modification of it, study the Verilog module and test bench, and learn the styles, formats, structures of codes and useful techniques, like clock dividers and debouncers.

# Workshop 1

**Clock Dividers** 

```
always @ (posedge clk)
  if (rst)
   begin
     clk_dv <= 0;
     clk_en <= 1'b0;
     clk_en_d <= 1'b0;
  end
  else
   begin
     clk_dv <= clk_dv_inc[16:0];
     clk_en_d <= clk_dv_inc[17];
     clk_en_d <= clk_en;
  end</pre>
```

clk\_en gets changed every time the 18th bit of clk\_dv\_inc gets turned on. This means it's changed every (2^17)+1 ticks.

1. clk\_en 1



Period of Signal: On at 0.077333495000 s Off at 0.077333505000 s

clk\_en 2



Period of Signal: On at 0.078644215000 s Off at 0.078644225000 s

P = Second\_on - First\_On = 0.078644215000 s- 0.077333495000 s = 0.00131072 s

2. Duty cycle of clk\_en:

$$D = \frac{T}{P} \times 100\%$$


T = Off - On = 0.077333505000 s - 0.077333495000 s =  $1 \times 10^{-8} s$ 

P = Second\_on - First\_On = 0.078644215000 s- 0.077333495000 s = 0.00131072 s

Thus, 
$$D = \frac{T}{P} \times 100\%$$
  
=  $1 \times 10^{-8} s / 0.00131072 s \times 100\%$   
=  $7.63 \times 10^{-6} \times 100\%$   
=  $7.63 \times 10^{-4} \%$ 

The exact duty cycle is  $1/2^{17} \times 100\% = 7.623 \times 10^{-4} \%$ 

3. 000000000000000000001 4.



### Debouncing

1.

#### For reference

```
80
 81
        // Instruction Stepping Control
 82
 83
        always @ (posedge clk)
 84
 85
          if (rst)
            begin
 86
                inst_wd[7:0] <= 0;
 87
                step_d[2:0] <= 0;
 88
 89
             end
           else if (clk_en)
 90
            begin
 91
                inst wd[7:0] \le sw[7:0];
 92
                step_d[2:0] <= {btnS, step_d[2:1]};
 93
            end
 94
 95
        always @ (posedge clk)
 96
           if (rst)
 97
             inst_vld <= 1'b0;
 98
           else
 99
             inst_vld <= ~step_d[0] & step_d[1] & clk_en_d;</pre>
100
101
102
        always @ (posedge clk)
103
          if (rst)
104
            inst_cnt <= 0;
105
           else if (inst vld)
106
            inst_cnt <= inst_cnt + 1;
107
108
        assign led[7:0] = inst cnt[7:0];
```

clk\_en\_d lags behind clk\_en by one tick, as seen here:


As can be seen in line 90-94, the values of step\_d are updated to include the instruction btnS only when clk\_en turns on. Then, we want inst\_vld to be evaluated after the values of step\_d are updated, but by this point, clk\_en will have turned off already. Thus, we need clk\_en\_d, which lags behind clk\_en by one tick, so that it will still be on when we evaluate inst\_vld.

2. No. The duty cycle is calculated as  $D = \frac{T}{P} \times 100\%$ T is just the time of one tick (since clk\_en is only high for one tick). If we change the code to clk\_en <= clk\_dv[16], this will make the clock only count to 2^16 ticks, which is half of the original 2^17. However, this halves the *period*, not the duty cycle nor signal high time.


Thus, changing it to clk\_en <= clk\_dv[16] will actually double the duty cycle instead.

3. Waveform captures that clearly show the timing relationship between clk\_en, step\_d[1], step\_d[0], btnS, clk\_en\_d, and inst\_vld





4.




## Register File

```
8 'include "seq definitions.v"
9
     output [alu width-1:0] o data a;
10
11
      output [alu width-1:0] o data b;
12
13
      input [seq_rn_width-1:0] i_sel_a;
      input [seq_rn_width-1:0] i_sel_b;
14
15
                              i wstb;
16
     input
     input [alu_width-1:0] i_wdata;
17
     input [seq rn width-1:0] i wsel;
18
19
     input
20
                              clk;
21
      input
                              rst;
22
     reg [alu_width-1:0]     rf [0:seq_num_regs-1];
23
     integer
24
25
26
     always @ (posedge clk)
       if (rst)
27
28
         begin
             for (i=0;i<seq num regs;i=i+1)</pre>
29
30
               rf[i] <= 0;
31
         end
       else if (i wstb)
32
33
         rf[i_wsel] <= i_wdata;
34
      assign o_data_a = rf[i_sel_a];
      assign o data b = rf[i sel b];
36
37
38 endmodule // seq rf
```


1. Register is written a non-zero value: Line 33

This is part of **sequential** logic, since the register is only written when i\_wstb is true. Thus,on every iteration, this will depend on previously run code.

2. Register values are read out from the register on line 35. i\_sel\_a is set by input, so this does not depend on what other code is run. Thus, this is **combinatorial** logic.



4. Waveform of the first time register 3 is written with a non-zero value Note: We renamed our registers from 3, 2, 1 to 2, 1, 0. Thus "register 3" is actually "register 2" for us. So please refer to rf[2, 15:0] below.



# Workshop 2

## Nicer UART Output

```
reg [7:0] rxData;
reg [63:0] tempRxData = 0;
event    evBit;
event    evByte;
event    evTxBit;
event    evTxByte;
reg    TX;
```

```
initial
  begin
    TX = 1'b1;
  always @ (negedge RX)
  begin
    rxData[7:0] = 8'h0;
    #(0.5*bittime);
    repeat (8)
    begin
      #bittime ->evBit;
      //rxData[7:0] = {rxData[6:0],RX};
      rxData[7:0] = {RX,rxData[7:1]};
    ->evByte;
    tempRxData = tempRxData<<8;</pre>
    tempRxData[7:0] = rxData;
    if(rxData == "\r")
    begin
      $display ("Output is: %s", tempRxData);
      tempRxData = 0;
```

An Easier Way to Load Sequencer Program

#### Existing sequencer testbench

```
tskRunPUSH(0,4);
tskRunPUSH(0,0);
tskRunPUSH(1,3);
tskRunMULT(0,1,2);
tskRunADD(2,0,3);
tskRunSEND(0);
tskRunSEND(1);
tskRunSEND(2);
tskRunSEND(3);
```

Change the static set of instructions

```
data_file = $fopen("seq.code", "r");
if (data_file == 0)
begin
 $display("data_file handle was NULL");
 $finish;
end
$fscanf(data_file, "%b\n", captured_data);
num_lines = captured_data;
if (captured_data > 1023)
begin
  num_lines = 1023;
end
for( i = 0; i<num_lines; i=i+1)</pre>
    $fscanf(data_file, "%b\n", captured_data);
    tskRunInst(captured_data);
end
```

#### Fibonacci Numbers

```
First 10 numbers of the Fibonacci series:
```

01011000 11000000