Boneless-III Architecture Reference Manual

Notice:

This document is a work in progress and subject to change without warning. However, the parts that are *especially* subject to change carry a notice similar to this one.

Contents

Ta	able o	of Contents	3
1	Intr	oduction	4
2	Gui	de to Instruction Set	5
3	List	of Instructions	6
	3.1	ADC (Add Register with Carry)	7
	3.2	ADCI (Add Immediate with Carry)	8
	3.3	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	9
	3.4	ADDI (Add Immediate)	10
	3.5	ADJW (Adjust Window Address)	11
	3.6	AND (Bitwise AND with Register)	12
	3.7	ANDI (Bitwise AND with Immediate)	13
	3.8	CMP (Compare to Register)	14
	3.9	CMPI (Compare to Immediate)	15
		EXTI (Extend Immediate)	16
		J (Jump)	17
		JAL (Jump and Link)	18
		JC (Jump if Carry)	19
		JE (Jump if Equal)	
		JN (Jump Never)	21
		JNC (Jump if Not Carry)	22
		JNE (Jump if Not Equal)	23
		JNO (Jump if Not Overflow)	24
		JNS (Jump if Not Negative)	
		JNZ (Jump if Not Zero)	
		JO (Jump if Overflow)	
		JR (Jump to Register)	
		JRAL (Jump to Register and Link)	
	3.24	JS (Jump if Negative)	30
		JSGE (Jump if Signed Greater or Equal)	31
		JSGT (Jump if Signed Greater Than)	32
		JSLE (Jump if Signed Less or Equal)	33
		JSLT (Jump if Signed Less Than)	34
		JST (Jump through Switch Table)	35
		JUGE (Jump if Unsigned Greater or Equal)	36
		JUGT (Jump if Unsigned Greater Than)	37
		JULE (Jump if Unsigned Less or Equal)	38
		JULT (Jump if Unsigned Less Than)	39
		JVT (Jump through Virtual Table)	40
		JZ (Jump if Zero)	41
		LD (Load)	42
		LDR (Load PC-relative)	43
		LDW (Adjust and Load Window Address)	44
		LDX (Load External)	45
	3.40	LDXA (Load External Absolute)	46

5	Function Calling Sequence	7 5
4	List of Assembly Directives	74
	3.67 XORI (Bitwise XOR with Immediate)	73
	3.66 XOR (Bitwise XOR with Register)	
	3.65 XCHW (Exchange Window Address)	
	3.64 XCHG (Exchange Registers)	
	3.63 SUBI (Subtract Immediate)	
	3.62 SUB (Subtract Register)	
	3.61 STXA (Store External Absolute)	
	3.60 STX (Store External)	66
	3.59 STW (Store to Window Address)	
	3.58 STR (Store PC-relative)	
	3.57 ST (Store)	
	3.56 SRLI (Shift Right Logical Immediate)	
	3.55 SRL (Shift Right Logical)	
	3.54 SRAI (Shift Right Arithmetical Immediate)	
	3.53 SRA (Shift Right Arithmetical)	
	3.52 SLLI (Shift Left Logical Immediate)	
	3.51 SLL (Shift Left Logical)	
	3.50 SBBI (Subtract Immediate with Borrow)	
	3.49 SBB (Subtract Register with Borrow)	
	3.48 RORI (Rotate Right Immediate)	
	3.46 ROL (Rotate Left)	
	3.45 ORI (Bitwise OR with Immediate)	
	3.44 OR (Bitwise OR with Register)	
	3.43 MOVR (Move PC-relative Address)	
	3.42 MOVI (Move Immediate)	
	3.41 MOV (Move)	
	2.41 MOV (Move)	17

1 Introduction

TBD

2 Guide to Instruction Set

TBD

3 List of Instructions

The following pages provide a detailed description of instructions, arranged in alphabetical order.

Executing any instruction with an encoding not present on the following pages has ${f UNPREDICTABLE}$ behavior.

3.1 ADC

Add Register with Carry

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
ADC		0	0001	0			Rd			Ra		0	1		Rb	

Assembly:

Purpose:

To add 16-bit integers in registers, with carry input.

Restrictions:

None.

Operation:

```
opA ← mem[W|Ra]
opB ← mem[W|Rb]
res ← opA + opB + C
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← res[16]
V ← (opA[15] = opB[15]) and (opA[15] <> res[15])
```

Remarks:

A 32-bit addition with both operands in registers can be performed as follows:

```
; Perform (R1|R0) \leftarrow (R3|R2) + (R5|R4) ADD R0, R2, R4 ADC R1, R3, R5
```

3.2 ADCI

Add Immediate with Carry

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
ADCI		0	0001	1			Rd			Ra		0	1	iı	mm	3

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110							ех	ct13						
ADCI		0	0001	1			Rd			Ra		0	1	i	mm	3

Assembly:

ADCI Rd, Ra, imm

Purpose:

To add a constant to a 16-bit integer in a register, with carry input.

Restrictions:

None.

Operation:

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_al(imm3)
res ← opA + opB + C
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← res[16]
V ← (opA[15] = opB[15]) and (opA[15] <> res[15])
```

Remarks:

A 32-bit addition with a register and an immediate operand can be performed as follows:

```
; Perform (R1|R0) \leftarrow (R3|R2) + 0x40001 ADDI R0, R2, 1 ADCI R1, R3, 4
```

3.3 ADD

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
ADD		0	0001	0			$\overline{\mathrm{Rd}}$			Ra		0	0		Rb	

Assembly:

ADD Rd, Ra, Rb

Purpose:

To add 16-bit integers in registers.

Restrictions:

None.

3.4 ADDI Add Immediate

Encoding (short form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
ADDI		0	0001	1			Rd			Ra		0	0	iı	mm	3

Encoding (long form):

	F	E	D	С	В	A	9	8	7	6	5	4	3	2	1	0
EXTI		110					•		ех	t13						
ADDI		0	0001	1			Rd			Ra		0	0	iı	mm	3

Assembly:

ADDI Rd, Ra, imm

Purpose:

To add a constant to a 16-bit integer in a register.

Restrictions:

None.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_al(imm3)
res ← opA + opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← res[16]
V ← (opA[15] = opB[15]) and (opA[15] <> res[15])
```

3.5 ADJW

Adjust Window Address

Encoding (short form):

	F	Ε	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
\mathtt{ADJW}		1	010	0			000			010			i	nm	5	

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110							ех	ct13						
ADJW		1	010	0			000			010			iı	nm	5	

Assembly:

ADJW imm

Purpose:

To increase or decrease the address of the register window.

Restrictions:

If imm contains a value that is not a multiple of 8, the behavior is **UNPREDICTABLE**. If the long form is used, and imm5[4:3] are non-zero, the behavior is **UNPREDICTABLE**.

Operation:

```
if (has_ext13)
then imm \( - \text{ext13} \) imm5[2:0]
else imm \( - \text{sign_extend(imm5)} \)
\( \text{W} \( - \text{W} + \text{imm} \)
```

Remarks:

This instruction may be used in a function prologue or epilogue.

Notice:

The interpretation of the immediate field of this instruction is not final.

3.6 AND

Bitwise AND with Register

Encoding:

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
AND		0	0000	0			Rd			Ra		0	0		Rb	

Assembly:

AND Rd, Ra, Rb

Purpose:

To perform bitwise AND between 16-bit integers in registers.

Restrictions:

None.

Operation:

 $opA \leftarrow mem[W|Ra]$

 $opB \leftarrow mem[W|Rb]$

 $\texttt{res} \; \leftarrow \; \texttt{opA} \; \; \textbf{and} \; \; \texttt{opB}$

 $mem[W|Rd] \leftarrow res$

 $Z \leftarrow res = 0$

 $S \leftarrow res[15]$

 $\mathsf{C} \; \leftarrow \; \textbf{UNDEFINED}$

 $V \leftarrow UNDEFINED$

3.7 ANDI

Bitwise AND with Immediate

Encoding (short form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
ANDI		0	0000	1			$\overline{\mathrm{Rd}}$			Ra		0	0	iı	mm	3

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	T 110 EX019															
ANDI		0	0000			Rd			Ra		0	0	iı	mm	3	

Assembly:

ANDI Rd, Ra, imm

Purpose:

To perform bitwise AND between a 16-bit integer in a register and a constant.

Restrictions:

None.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_al(imm3)
res ← opA and opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

3.8 CMP

Compare to Register

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
CMP	00000					(000			Ra		1	1		Rb	

Assembly:

CMP Rd, Ra, Rb

Purpose:

To compare 16-bit integers in registers.

Restrictions:

None.

Operation:

```
opA ← mem[W|Ra]
opB ← mem[W|Rb]
res ← opA - opB
Z ← res = 0
S ← res[15]
C ← not res[16]
V ← (opA[15] = not opB[15]) and (opA[15] <> res[15])
```

Remarks:

This instruction behaves identically to SUB, with the exception that it discards the computed value.

3.9 CMPI

Compare to Immediate

Encoding (short form):

	F	Ε	D	С	В	A	9	8	7	6	5	4	3	2	1	0
CMPI	00001						000			Ra		1	1	iı	mm	3

Encoding (long form):

	F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	EX113															
CMPI		0	000	1			000			Ra		1	1	iı	nm	3

Assembly:

CMPI Rd, Ra, imm

Purpose:

To compare a constant to a 16-bit integer in a register.

Restrictions:

None.

Operation:

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_al(imm3)
res ← opA - opB
Z ← res = 0
S ← res[15]
C ← not res[16]
V ← (opA[15] = not opB[15]) and (opA[15] <> res[15])
```

Remarks:

This instruction behaves identically to SUBI, with the exception that it discards the computed value.

3.10 EXTI

Extend Immediate

Encoding:

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
EXTI		110							im	m1	3					

Assembly:

EXTI imm

Purpose:

To extend the range of immediate in the following instruction.

Restrictions:

None.

Operation:

 $ext13 \leftarrow imm13$ $has_ext13 \leftarrow 1$

Remarks:

This instruction is automatically emitted by the assembler while translating other instructions. As it changes both the meaning of and the constraints placed on the immediate field in the following instruction, placing it manually may lead to unexpected results.

3.11 J Jump

Encoding (short form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
J		10	11			111	11					of	f 8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110		ext13												
J		1011 1111										of	f 8			

Assembly:

J label

Purpose:

To unconditionally transfer control.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
PC ← PC + 1 + off
```

3.12 JAL

Jump and Link

Encoding (short form):

	F	Ε	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
JAL		1	010	1			Rd					of	f8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	110 ext13															
JAL		1	010	1			Rd					of	f 8			

Assembly:

JAL label

Purpose:

To transfer control to a subroutine.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off \leftarrow ext13|off8[2:0]
else off \leftarrow sign_extend(off8)
mem[W|Rd] \leftarrow PC + 1
PC \leftarrow PC + 1 + off
```

Encoding (short form):

	F	Ε	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JC		10	11			101	10					of	f8			

Encoding (long form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
EXTI		110		ext13												
JC		10	11			10	10					of	+×			

Assembly:

JC label

Purpose:

To transfer control if an arithmetic operation resulted in unsigned overflow.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

Operation:

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (C)
then PC ← PC + 1 + off
else PC ← PC + 1
```

Remarks:

This instruction has the same encoding as JUGE.

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JE		10	11			100	00					of	f 8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110		ext13												
JE		10	11			100	90					of	f8			

Assembly:

JE label

Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is equal to Rb.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

Operation:

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (Z)
then PC ← PC + 1 + off
else PC ← PC + 1
```

Remarks:

This instruction has the same encoding as JZ.

3.15 JN Jump Never

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JN		10	11			01	11					of	f 8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110 ext13														
JN		10	11			01	11					of	f 8			

Assembly:

JN label

Purpose:

To serve as a placeholder for a jump instruction.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

Operation:

$$PC \;\leftarrow\; PC \;+\; 1$$

Remarks:

The JN instruction has no effect. It may be used as a placeholder for a different jump instruction with a predefined offset when the exact condition is unknown, such as in certain self-modifying code.

3.16 JNC

Jump if Not Carry

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JNC		10	11			001	10					of	f 8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110		ext13												
JNC		10	11			00	10					of	f8			

Assembly:

JNC label

Purpose:

To transfer control if an arithmetic operation did not result in unsigned overflow.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

Operation:

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (not C)
then PC ← PC + 1 + off
else PC ← PC + 1
```

Remarks:

This instruction has the same encoding as JULT.

Encoding (short form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
JNE		10	11			000	90					_ ot	f 8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110		ext13												
JNE		10	11			000	90					of	+2			

Assembly:

JNE label

Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is not equal to Rb.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

Operation:

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (not Z)
then PC ← PC + 1 + off
else PC ← PC + 1
```

Remarks:

This instruction has the same encoding as JNZ.

3.18 JNO

Jump if Not Overflow

Encoding (short form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
JNO	1011					00	11					_ ot	f 8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110		ext13												
JNO		10	11			00	11					of	f8			

Assembly:

JNO label

Purpose:

To transfer control if an arithmetic operation did not result in signed overflow.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (not V)
then PC ← PC + 1 + off
else PC ← PC + 1
```

3.19 JNS

Jump if Not Negative

Encoding (short form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
JNS		10	11			000	91					of	f 8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110		ext13												
JNS		10	11			000	01					of	f8			

Assembly:

JNS label

Purpose:

To transfer control if an arithmetic or shift operation produced a non-negative result.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (not S)
then PC ← PC + 1 + off
else PC ← PC + 1
```

Encoding (short form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
JNZ		10	11			000	00					of	f8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110		ext13												
JNZ		1011 0000 off8														

Assembly:

JNZ label

Purpose:

To transfer control if an arithmetic or shift operation produced a non-zero result.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

Operation:

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (not Z)
then PC ← PC + 1 + off
else PC ← PC + 1
```

Remarks:

This instruction has the same encoding as JNE.

3.21 JO

Jump if Overflow

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JO		10	11			101	11					of	f8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110			ext13											
JO		10	11			10	11					of	f8			

Assembly:

JO label

Purpose:

To transfer control if an arithmetic operation resulted in signed overflow.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (V)
then PC ← PC + 1 + off
else PC ← PC + 1
```

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JR		1	010	0			Rs			100				off5		

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	. 110 ext15															
JR		1	010	0			Rs			100				off5		

Assembly:

JR Rs, off

Purpose:

To transfer control to a variable absolute address contained in a register, with a constant offset.

Restrictions:

If the long form is used, and off5[4:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[2:0]
else off ← sign_extend(off5)
PC ← mem[W|Ra] + off
```

3.23 JRAL

Jump to Register and Link

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
JRAL		1	010	0			$\overline{\mathrm{Rd}}$			101		0	0		Rb	

Assembly:

JRAL Rd, Rb

Purpose:

To transfer control to a subroutine whose variable absolute address is contained in a register.

Restrictions:

None.

```
\begin{array}{ll} addr \; \leftarrow \; mem[\mathbb{W} \, | \, Rb] \\ mem[\mathbb{W} \, | \, Rd] \; \leftarrow \; PC \; + \; 1 \\ PC \; \leftarrow \; addr \end{array}
```

Encoding (short form):

	F	Ε	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JS		10	11			100	01					of	f 8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110	ext13													
JS	1011 1001 off8															

Assembly:

JS label

Purpose:

To transfer control if an arithmetic or shift operation produced a negative result.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (S)
then PC ← PC + 1 + off
else PC ← PC + 1
```

3.25 **JSGE**

Jump if Signed Greater or Equal

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JSGE		10	11			010	01					ot	f 8			

Encoding (long form):

	F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110		ext13												
JSGE		10	11			010	01					of	f8			

Assembly:

JSGE label

Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is greater than or equal to Rb when interpreted as signed integer.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (not (S xor V))
then PC ← PC + 1 + off
else PC ← PC + 1
```

3.26 **JSGT**

Jump if Signed Greater Than

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JSGT		10	11			013	10					ot	f 8			

Encoding (long form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
EXTI		110 ext13														
JSGT		10	11			01	10					of	f 8			

Assembly:

JSGT label

Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is greater than to Rb when interpreted as signed integer.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (not ((S xor V) or Z))
then PC ← PC + 1 + off
else PC ← PC + 1
```

3.27 JSLE

Jump if Signed Less or Equal

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JSLE	1011					111	off8									

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110			ext13											
JSLE	1011 1110										of	f8				

Assembly:

JSLE label

Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is less than or equal to Rb when interpreted as signed integer.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (((S xor V) or Z))
then PC ← PC + 1 + off
else PC ← PC + 1
```

3.28 JSLT

Jump if Signed Less Than

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JSLT		10	11			110	off8									

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110	o ext13													
JSLT		10	11		1101								f8			

Assembly:

JSLT label

Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is less than Rb when interpreted as signed integer.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if ((S xor V))
then PC ← PC + 1 + off
else PC ← PC + 1
```

3.29 JST

Jump through Switch Table

Encoding (short form):

	F	Ε	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
JST			Rs			111				off5						

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	110 ext13															
JST	10100						Rs 111 off5									

Assembly:

JST Rs, off

Purpose:

To transfer control to an address contained in a jump table at a variable offset, where the address is relative to the location of the table.

Restrictions:

If the long form is used, and off5[4:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[2:0]
else off ← sign_extend(off5)
table ← PC + 1 + off
entry ← mem[W|Rs]
addr ← mem[table + entry]
PC ← table + addr
```

3.30 JUGE

Jump if Unsigned Greater or Equal

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JUGE		10	11			101	10					of	f8			

Encoding (long form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
EXTI		110							ех	ct13						
JUGE		10	11			101	10					of	f 8			

Assembly:

JUGE label

Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is greater than or equal to Rb when interpreted as unsigned integer.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

Operation:

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (C)
then PC ← PC + 1 + off
else PC ← PC + 1
```

Remarks:

This instruction has the same encoding as JC.

3.31 JUGT

Jump if Unsigned Greater Than

Encoding (short form):

	F	Ε	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JUGT		10	11			01	10					-ot	f 8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0	
EXTI		110			ext13												
JUGT		10	11		0110 off8												

Assembly:

JUGT label

Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is greater than to Rb when interpreted as unsigned integer.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (not ((not C) or V))
then PC ← PC + 1 + off
else PC ← PC + 1
```

3.32 **JULE**

Jump if Unsigned Less or Equal

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JULE		10	11			113	10					of	f8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110			ext13											
JULE		1011 1110 off8														

Assembly:

JULE label

Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is less than or equal to Rb when interpreted as unsigned integer.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if ((not C) or V)
then PC ← PC + 1 + off
else PC ← PC + 1
```

3.33 JULT

Jump if Unsigned Less Than

Encoding (short form):

	F	Ε	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JULT		10	11			001	10					of	f8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110			ext13											
JULT		10	11		0010 off8											

Assembly:

JULT label

Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is less than Rb when interpreted as unsigned integer.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

Operation:

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (not C)
then PC ← PC + 1 + off
else PC ← PC + 1
```

Remarks:

This instruction has the same encoding as JNC.

3.34 JVT

Jump through Virtual Table

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JVT		1	010	0			Rs			110				off5		

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	. 110 ext15															
JVT		1	010	0			Rs			110				off5		

Assembly:

JVT Rs, off

Purpose:

To transfer control to an address contained in a jump table at a constant offset, where the address is relative to the location of the table.

Restrictions:

If the long form is used, and off5[4:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[2:0]
else off ← sign_extend(off5)
table ← mem[W|Rs]
entry ← off
addr ← mem[table + entry]
PC ← table + addr
```

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
JZ		10	11			100	00					of	f8			

Encoding (long form):

	F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110			ext13											
JZ		10	11			100	90					of	†×			

Assembly:

JZ label

Purpose:

To transfer control if an arithmetic or shift operation produced a zero result.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

Operation:

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
if (Z)
then PC ← PC + 1 + off
else PC ← PC + 1
```

Remarks:

This instruction has the same encoding as JE.

3.36 LD Load

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
LD		0	100			$\overline{\mathrm{Rd}}$			Ra				off5			

Encoding (long form):

	F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110							ех	ct13						
LD		0	100	0			Rd			Ra				off5		

Assembly:

LD Rd, Ra, off

Purpose:

To load a word from memory at a variable address, with a constant offset.

Restrictions:

If the long form is used, and off5[4:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[2:0]
else off ← sign_extend(off5)
addr ← mem[W|Ra] + off
data ← mem[addr]
mem[W|Rd] ← data
```

3.37 LDR

Load PC-relative

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
LDR		0	100	1			Rd			Ra				off5		

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	110 ext13															
LDR		0	100	1			Rd			Ra				off5		

Assembly:

LDR Rd, Ra, off

Purpose:

To load a word from memory at a constant PC-relative address, with a variable offset.

Restrictions:

If the long form is used, and off5[4:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[2:0]
else off ← sign_extend(off5)
addr ← PC + 1 + off + mem[W|Ra]
data ← mem[addr]
mem[W|Rd] ← data
```

3.38 LDW

Adjust and Load Window Address

Encoding (short form):

	F	Ε	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
LDW		1	010	0			Rd			011			i	mm	5	

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	110 ext13															
LDW		1	010	0			Rd			011			iı	nm	5	

Assembly:

LDW Rd, imm

Purpose:

To increase or decrease the address of the register window, and retrieve the prior address of the register window.

Restrictions:

If imm contains a value that is not a multiple of 8, the behavior is UNPREDICTABLE. If the long form is used, and imm5[4:3] are non-zero, the behavior is UNPREDICTABLE.

Operation:

```
if (has_ext13)
then imm ← ext13|imm5[2:0]
else imm ← sign_extend(imm5)
temp ← W
W ← W + imm
mem[W|Rd] ← temp
```

Remarks:

See also STW. This instruction may be used in a function prologue, where Rd is any register chosen to act as a frame pointer.

Notice:

The interpretation of the immediate field of this instruction is not final.

3.39 LDX Load External

Encoding (short form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
LDX		0	110	0			$\overline{\mathrm{Rd}}$			Ra				off5		

Encoding (long form):

	F	E	D	С	В	A	9	8	7	6	5	4	3	2	1	0
EXTI		110							ех	ct13						
LDX		0	110	0			Rd			Ra				off5		

Assembly:

LDX Rd, Ra, off

Purpose:

To complete a load cycle on external bus at a variable address, with a constant offset.

Restrictions:

If the long form is used, and off5[4:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off \leftarrow ext13|off5[2:0]
else off \leftarrow sign_extend(off5)
addr \leftarrow mem[W|Ra] + off
data \leftarrow ext[addr]
mem[W|Rd] \leftarrow data
```

3.40 LDXA

Load External Absolute

Encoding (short form):

	F	Ε	D	С	В	A	9	8	7	6	5	4	3	2	1	0
LDXA		0	110	1			Rd					of	f8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	110 ext13															
LDXA		0	110	1			Rd					-0t	f8			

Assembly:

LDXA Rd, off

Purpose:

To complete a load cycle on external bus at a constant absolute address.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off \leftarrow ext13|off8[2:0]
else off \leftarrow sign_extend(off8)
data \leftarrow ext[off]
mem[W|Rd] \leftarrow data
```

3.41 MOV Move

Assembly:

MOV Rd, Rs

Purpose:

To move a value from register to register.

Restrictions:

None.

Remarks:

The assembler does not translate any instructions for MOV with identical Rd and Rs, and translates MOV with any other register combination to

AND Rd, Rs, Rs

3.42 MOVI

Move Immediate

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
MOVI		1		0			$\overline{\mathrm{Rd}}$					im	m8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	110 ext13															
IVOM		1	000	0			Rd					im	m8			

Assembly:

MOVI Rd, imm

Purpose:

To load a register with a constant.

Restrictions:

If the long form is used, and imm8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then imm 
olimit ext13|imm8[2:0]
else imm 
olimit sign_extend(imm8)
mem[W|Rd] 
olimit imm
```

3.43 MOVR

Move PC-relative Address

Encoding (short form):

	F	Ε	D	С	В	A	9	8	7	6	5	4	3	2	1	0
MOVR		1	000	1			Rd					of	f 8			

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	110 ext13															
MOVR		1	000	1			Rd					-0t	f8			

Assembly:

MOVR Rd, off

Purpose:

To load a register with an address relative to PC with a constant offset..

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off \leftarrow ext13|off8[2:0]
else off \leftarrow sign_extend(off8)
mem[W|Rd] \leftarrow PC + 1 + off
```

3.44 OR

Bitwise OR with Register

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
OR		0	000	0			Rd			Ra		0	1		Rb	

Assembly:

OR Rd, Ra, Rb

Purpose:

To perform bitwise OR between 16-bit integers in registers.

Restrictions:

None.

Operation:

 $opA \leftarrow mem[W|Ra]$

 $opB \leftarrow mem[W|Rb]$

 $\texttt{res} \; \leftarrow \; \texttt{opA} \; \; \textbf{or} \; \; \texttt{opB}$

 $mem[W|Rd] \leftarrow res$

 $Z \leftarrow res = 0$

 $S \leftarrow res[15]$

 $C \leftarrow \textbf{UNDEFINED}$

 $V \leftarrow UNDEFINED$

3.45 ORI

Bitwise OR with Immediate

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
ORI		00001					Rd			Ra		0	1	iı	mm	3

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	110 EX13															
ORI		0	0000	1			Rd			Ra		0	1	iı	mm	3

Assembly:

ORI Rd, Ra, imm

Purpose:

To perform bitwise OR between a 16-bit integer in a register and a constant.

Restrictions:

None.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_al(imm3)
res ← opA or opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

3.46 ROL Rotate Left

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
ROL		0	010	0			Rd			Ra		0	1		Rb	

Assembly:

Purpose:

To perform a left rotate of a 16-bit integer in a register by a variable bit amount.

Restrictions:

If Rb contains a value greater than 15, the behavior is UNPREDICTABLE.

```
opA ← mem[W|Ra]
opB ← mem[W|Rb]
res ← opA[16-opB:0]|opA[16:16-opB]
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

3.47 ROLI

Rotate Left Immediate

Encoding:

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
ROLI		0	010	1			Rd			Ra		0	1	iı	nm	3

Assembly:

ROLI Rd, Ra, amount

Purpose:

To perform a left rotate of a 16-bit integer in a register by a constant bit amount.

Restrictions:

The amount may be between 0 and 15, inclusive.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_sr(imm3)
res ← opA[15-imm3:0]|opA[16:15-imm3]
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

3.48 RORI

Rotate Right Immediate

Assembly:

RORI Rd, Ra, amount

Purpose:

To perform a right rotate of a 16-bit integer in a register by a constant bit amount.

Restrictions:

The amount may be between 0 and 15, inclusive.

Remarks:

The assembler translates RORI with amount of 0 to

ROLI Rd, Ra, 0

and RORI with any other amount to

ROLI Rd, Ra, (16 - amount)

3.49 SBB

Subtract Register with Borrow

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
SBB		0	0001	0			$\overline{\mathrm{Rd}}$			Ra		1	1		Rb	

Assembly:

SBB Rd, Ra, Rb

Purpose:

To subtract 16-bit integers in registers, with borrow input.

Restrictions:

None.

Operation:

```
\begin{array}{l} opA \leftarrow mem[W|Ra] \\ opB \leftarrow mem[W|Rb] \\ res \leftarrow opA - opB - \textbf{not } C \\ mem[W|Rd] \leftarrow res \\ Z \leftarrow res = 0 \\ S \leftarrow res[15] \\ C \leftarrow \textbf{not } res[16] \\ V \leftarrow (opA[15] = \textbf{not } opB[15]) \ \textbf{and } (opA[15] <> res[15]) \end{array}
```

Remarks:

A 32-bit subtraction with both operands in registers can be performed as follows:

```
; Perform (R1|R0) \leftarrow (R3|R2) - (R5|R4) SUB R0, R2, R4 SBB R1, R3, R5
```

3.50 SBBI

Subtract Immediate with Borrow

Encoding (short form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
SBBI	00011						Rd			Ra		1	1	iı	mm	3

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	I IIW EXUID															
SBBI		0	0001	1			Rd			Ra		1	1	iı	mm	3

Assembly:

SBBI Rd, Ra, imm

Purpose:

To subtract a constant from a 16-bit integer in a register, with borrow input.

Restrictions:

None.

Operation:

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_al(imm3)
res ← opA - opB - not C
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← not res[16]
V ← (opA[15] = not opB[15]) and (opA[15] <> res[15])
```

Remarks:

A 32-bit subtraction with a register and an immediate operand can be performed as follows:

```
; Perform (R1|R0) \leftarrow (R3|R2) - 0x40001 SUBI R0, R2, 1 SBBI R1, R3, 4
```

Encoding:

Assembly:

Purpose:

To perform a left logical shift of a 16-bit integer in a register by a variable bit amount.

Restrictions:

If Rb contains a value greater than 15, the behavior is UNPREDICTABLE.

```
\begin{array}{l} opA \leftarrow mem[\mathbb{W}|Ra] \\ opB \leftarrow mem[\mathbb{W}|Rb] \\ res \leftarrow opA[16-opB:0]|0\{opB\} \\ mem[\mathbb{W}|Rd] \leftarrow res \\ Z \leftarrow res = 0 \\ S \leftarrow res[15] \\ C \leftarrow \textbf{UNDEFINED} \\ V \leftarrow \textbf{UNDEFINED} \end{array}
```

3.52 SLLI

Shift Left Logical Immediate

Encoding:

	F	Ε	D	С	В	A	9	8	7	6	5	4	3	2	1	0
SLLI		0	010	1			Rd			Ra		0	0	iı	mm	3

Assembly:

SLLI Rd, Ra, amount

Purpose:

To perform a left logical shift of a 16-bit integer in a register by a constant bit amount.

Restrictions:

The amount may be between 0 and 15, inclusive.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_sr(imm3)
res ← opA[15-imm3:0]|0{imm3+1}
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

3.53 SRA

Shift Right Arithmetical

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
SRA		0	010	0			Rd			Ra		1	1		Rb	

Assembly:

SRA Rd, Ra, Rb

Purpose:

To perform a right arithmetical shift of a 16-bit integer in a register by a variable bit amount.

Restrictions:

If Rb contains a value greater than 15, the behavior is UNPREDICTABLE.

```
\begin{array}{l} opA \;\leftarrow\; mem[\mathbb{W}|Ra] \\ opB \;\leftarrow\; mem[\mathbb{W}|Rb] \\ res \;\leftarrow\; opA[15]\{opB\}|opA[16:16-opB] \\ mem[\mathbb{W}|Rd] \;\leftarrow\; res \\ Z \;\leftarrow\; res \;=\; 0 \\ S \;\leftarrow\; res[15] \\ C \;\leftarrow\; \textbf{UNDEFINED} \\ V \;\leftarrow\; \textbf{UNDEFINED} \end{array}
```

3.54 SRAI

Shift Right Arithmetical Immediate

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
SRAI		0	010	0			Rd			Ra		1	1	iı	mm	3

Assembly:

SRAI Rd, Ra, amount

Purpose:

To perform a right arithmetical shift of a 16-bit integer in a register by a constant bit amount.

Restrictions:

The amount may be between 0 and 15, inclusive.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_sr(imm3)
res ← opA[15]{imm3+1}|opA[16:15-imm3]
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
SRL		0	010	0			$\overline{\mathrm{Rd}}$			Ra		1	0		Rb	

Assembly:

SRL Rd, Ra, Rb

Purpose:

To perform a right logical shift of a 16-bit integer in a register by a variable bit amount.

Restrictions:

If Rb contains a value greater than 15, the behavior is UNPREDICTABLE.

Operation:

```
\begin{array}{lll} opA &\leftarrow mem[\mathbb{W}|Ra] \\ opB &\leftarrow mem[\mathbb{W}|Rb] \\ res &\leftarrow 0\{opB\}|opA[16:16-opB] \\ mem[\mathbb{W}|Rd] &\leftarrow res \\ Z &\leftarrow res = 0 \\ S &\leftarrow res[15] \end{array}
```

C ← UNDEFINED

 $V \leftarrow \textbf{UNDEFINED}$

3.56 SRLI

Shift Right Logical Immediate

Encoding:

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
SRLI		0	010	1			Rd			Ra		1	0	iı	mm	3

Assembly:

SRLI Rd, Ra, amount

Purpose:

To perform a right logical shift of a 16-bit integer in a register by a constant bit amount.

Restrictions:

The amount may be between 0 and 15, inclusive.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_sr(imm3)
res ← 0{imm3+1}|opA[16:15-imm3]
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

3.57 ST Store

Encoding (short form):

	F	Ε	D	С	В	A	9	8	7	6	5	4	3	2	1	0
ST		0	101	0			Rs			Ra				off5		

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110							ех	ct13						
ST		0	101	0			Rs			Ra				off5		

Assembly:

ST Rs, Ra, off

Purpose:

To store a word to memory at a variable address, with a constant offset.

Restrictions:

If the long form is used, and off5[4:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[2:0]
else off ← sign_extend(off5)
addr ← mem[W|Ra] + off
data ← mem[W|Rs]
mem[addr] ← data
```

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
STR		0	101	1			Rs			Ra				off5		

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110							ех	ct13						
STR		0	101	1			Rs			Ra				off5		

Assembly:

STR Rs, Ra, off

Purpose:

To store a word to memory at a constant PC-relative address, with a variable offset

Restrictions:

If the long form is used, and off5[4:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[2:0]
else off ← sign_extend(off5)
addr ← PC + 1 + off + mem[W|Ra]
data ← mem[W|Rs]
mem[addr] ← data
```

3.59 STW

Store to Window Address

Encoding:

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
STW		1	010	0			000			000		0	0		Rb	

Assembly:

STW Rb

Purpose:

To arbitrarily change the address of the register window.

Restrictions:

If **Rb** contains a value that is not a multiple of 8, the behavior is **UNPREDICTABLE**.

Operation:

 $W \leftarrow mem[W|Rb]$

Remarks:

See also LDW. This instruction may be used in a function epilogue, where Rb is any register chosen to act as a frame pointer.

3.60 STX Store External

Encoding (short form):

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
STX		0	111	0			Rs			Ra				off5		

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	110 ext13															
STX	01110 Rs Ra off5															

Assembly:

STX Rs, Ra, off

Purpose:

To complete a store cycle on external bus at a variable address, with a constant offset.

Restrictions:

If the long form is used, and off5[4:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[2:0]
else off ← sign_extend(off5)
addr ← mem[W|Ra] + off
data ← mem[W|Rs]
ext[addr] ← data
```

3.61 STXA

Store External Absolute

Encoding (short form):

	F	Ε	D	С	В	A	9	8	7	6	5	4	3	2	1	0
STXA		0	111	1			Rs					of	f8			

Encoding (long form):

	F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI		110					•		ех	ct13						
STXA		0	111	1			Rs					of	f8			

Assembly:

STXA Rs, off

Purpose:

To complete a store cycle on external bus at a constant absolute address.

Restrictions:

If the long form is used, and off8[7:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[2:0]
else off ← sign_extend(off8)
data ← mem[W|Rs]
ext[off] ← data
```

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
SUB	00010					Rd			Ra			0		Rb		

Assembly:

SUB Rd, Ra, Rb

Purpose:

To subtract 16-bit integers in registers.

Restrictions:

None.

```
opA ← mem[W|Ra]
opB ← mem[W|Rb]
res ← opA - opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← not res[16]
V ← (opA[15] = not opB[15]) and (opA[15] <> res[15])
```

3.63 SUBI

Subtract Immediate

Encoding (short form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
SUBI	00011				$\overline{\mathrm{Rd}}$		Ra			1	0	iı	nm	3		

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	110						•		ех	ct13						
SUBI	0001			1			Rd			Ra		1	0	i	mm	3

Assembly:

SUBI Rd, Ra, imm

Purpose:

To subtract a constant from a 16-bit integer in a register.

Restrictions:

None.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_al(imm3)
res ← opA - opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← not res[16]
V ← (opA[15] = not opB[15]) and (opA[15] <> res[15])
```

3.64 XCHG

Exchange Registers

Assembly:

XCHG Ra, Rb

Purpose:

To exchange the values of two registers.

Restrictions:

None.

Remarks:

The assembler does not translate any instructions for XCHG with identical Ra and Rb, and translates XCHG with any other register combination to

XOR Ra, Ra, Rb

XOR Rb, Rb, Ra

XOR Ra, Ra, Rb

3.65 XCHW

Exchange Window Address

Encoding:

	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
XCHW	10100					Rd			001		0	0		Rb		

Assembly:

XCHW Rd, Rb

Purpose:

To exchange the address of the register window with a register.

Restrictions:

If **Rb** contains a value that is not a multiple of 8, the behavior is **UNPREDICTABLE**.

Operation:

```
\begin{array}{l} \mathsf{temp} \; \leftarrow \; \mathsf{W} \\ \mathsf{W} \; \leftarrow \; \mathsf{mem} [\mathsf{W} | \mathsf{Rb}] \\ \mathsf{mem} [\mathsf{W} | \mathsf{Rd}] \; \leftarrow \; \mathsf{temp} \end{array}
```

Remarks:

This instruction may be used in a context switch routine. For example, if multiple register windows are set up such that each contains the address of the next one in R7, the following code may be used to switch contexts:

yield:

```
XCHW R7, R7
JR R0
; Elsewhere:
JALR R0, yield
```

3.66 XOR

Bitwise XOR with Register

Encoding:

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
XOR	00000					Rd			Ra			0		Rb		

Assembly:

XOR Rd, Ra, Rb

Purpose:

To perform bitwise XOR between 16-bit integers in registers.

Restrictions:

None.

Operation:

 $opA \leftarrow mem[W|Ra]$

 $opB \leftarrow mem[W|Rb]$

 $\texttt{res} \; \leftarrow \; \texttt{opA} \; \; \textbf{xor} \; \; \texttt{opB}$

 $mem[W|Rd] \leftarrow res$

 $Z \leftarrow res = 0$

 $S \leftarrow res[15]$

 $\mathsf{C} \; \leftarrow \; \textbf{UNDEFINED}$

 $V \leftarrow UNDEFINED$

3.67 XORI

Bitwise XOR with Immediate

Encoding (short form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
XORI	00001				$\overline{\mathrm{Rd}}$		Ra			1	0	iı	mm	3		

Encoding (long form):

	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
EXTI	110				ext13											
XORI	00001			1			Rd			Ra		1	0	iı	mm	3

Assembly:

XORI Rd, Ra, imm

Purpose:

To perform bitwise XOR between a 16-bit integer in a register and a constant.

Restrictions:

None.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_imm_al(imm3)
res ← opA xor opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

4	${f List}$	\mathbf{of}	Assembly	Directives
---	------------	---------------	----------	------------

TBD

5 Function Calling Sequence

TBD