# Boneless-III Architecture Reference Manual

# Contents

| Ta | able o | of Contents                                    | 2  |
|----|--------|--|----|
| 1  | Gui    | de to Instruction Set                          | 3  |
| 2  | List   | of Instructions                                | 4  |
|    | 2.1    | ADC (Add Register with Carry)                  | 5  |
|    | 2.2    | ADCI (Add Immediate with Carry)                | 6  |
|    | 2.3    | ADD (Add Register)                             | 7  |
|    | 2.4    | ADDI (Add Immediate)                           | 8  |
|    | 2.5    | ADJW.1 (Adjust Window)                         | 9  |
|    | 2.6    | ADJW.2 (Adjust Window, Store Previous Address) | 10 |
|    | 2.7    | AND (Bitwise AND with Register)                | 11 |
|    | 2.8    | ANDI (Bitwise AND with Immediate)              | 12 |
|    | 2.9    | CMP (Compare to Register)                      | 13 |
|    | 2.10   | CMPI (Compare to Immediate)                    | 14 |
|    | 2.11   | ENTR (Enter Frame)                             | 15 |
|    |        | EXTI (Extend Immediate)                        | 16 |
|    | 2.13   | J (Jump)                                       | 17 |
|    | 2.14   | JAL (Jump And Link)                            | 18 |
|    | 2.15   | JC (Jump if Carry)                             | 19 |
|    | 2.16   | JE (Jump if Equal)                             | 20 |
|    | 2.17   | JN (Jump Never)                                | 21 |
|    | 2.18   | JNC (Jump if Not Carry)                        | 22 |
|    | 2.19   | JNE (Jump if Not Equal)                        | 23 |
|    | 2.20   | JNO (Jump if Not Overflow)                     | 24 |
|    | 2.21   | JNS (Jump if Not Sign)                         | 25 |
|    | 2.22   | JNZ (Jump if Not Zero)                         | 26 |
|    | 2.23   | JO (Jump if Overflow)                          | 27 |
|    |        | JR (Jump to Register)                          |    |
|    | 2.25   | JS (Jump if Sign)                              | 29 |
|    | 2.26   | JSGE (Jump if Signed Greater or Equal)         | 30 |
|    | 2.27   | JSGT (Jump if Signed Greater Than)             | 31 |
|    | 2.28   | JSLE (Jump if Signed Less or Equal)            | 32 |
|    | 2.29   | JSLT (Jump if Signed Less Than)                | 33 |
|    | 2.30   | JUGE (Jump if Unsigned Greater or Equal)       | 34 |
|    | 2.31   | JUGT (Jump if Unsigned Greater Than)           | 35 |
|    | 2.32   | JULE (Jump if Unsigned Less or Equal)          | 36 |
|    | 2.33   | JULT (Jump if Unsigned Less Than)              | 37 |
|    | 2.34   | JZ (Jump if Zero)                              | 38 |
|    | 2.35   | LD (Load with Address in Register)             | 39 |
|    |        | LDI (Load PC-relative with Immediate Offset)   | 40 |
|    | 2.37   | LDX (Load External with Address in Register)   | 41 |
|    |        | LDXI (Load External with Immediate Address)    | 42 |
|    | 2.39   | LEAV (Leave Frame)                             | 43 |
|    | 2.40   | MOV (Move)                                     | 44 |
|    |        | MOVA (Move Address PC-relative)                | 45 |
|    |        | MOVI (Move Immediate)                          |    |

| 2.43 | OR (Bitwise OR with Register)                 | 47 |
|------|---|----|
| 2.44 | ORI (Bitwise OR with Immediate)               | 48 |
| 2.45 | ROLI (Rotate Left Immediate)                  | 49 |
| 2.46 | RORI (Rotate Right Immediate)                 | 50 |
| 2.47 | ROT (Rotate)                                  | 51 |
| 2.48 | ROTI (Rotate Immediate)                       | 52 |
| 2.49 | (   | 53 |
| 2.50 |   | 54 |
|      | ( )   | 55 |
| 2.52 | SLLI (Shift Left Logical Immediate)           | 56 |
|      | SRA (Shift Right Arithmetical)                | 57 |
| 2.54 | (   | 58 |
|      | ( )   | 59 |
|      | \   | 60 |
| 2.57 | ST (Store with Address in Register)           | 61 |
| 2.58 | STI (Store PC-relative with Immediate Offset) | 62 |
| 2.59 | STX (Store External with Address in Register) | 63 |
|      |   | 64 |
| 2.61 | SUB (Subtract Register)                       | 65 |
|      |   | 66 |
|      | ( 0 0 )                                       | 67 |
| 2.64 | XOR (Bitwise XOR with Register)               | 68 |
| 2.65 | XORI (Bitwise XOR with Immediate)             | 69 |

| 1 | Cd. $+$ .    | Tagtagatian | C -4  |
|---|--------------|-------------|-------|
| L | - Նուսյաբ եՕ | Instruction | ı set |

TBD

# 2 List of Instructions

The following pages provide a detailed description of instructions, arranged in alphabetical order.

Executing any instruction with an encoding not present on the following pages has  ${f UNPREDICTABLE}$  behavior.

# 2.1 ADC

# Add Register with Carry

## **Encoding:**

|     | F   | Ε | D | С | В | Α | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2 | 1  | 0 |
|-----|-----|---|---|---|---|---|----|---|---|----|---|---|---|---|----|---|
| ADC | 000 |   |   | 0 | 1 |   | Rd |   |   | Ra |   | 0 | 1 |   | Rb |   |

#### Assembly:

# Purpose:

To add 16-bit integers in registers, with carry input.

#### **Restrictions:**

None.

# Operation:

```
opA ← mem[W|Ra]
opB ← mem[W|Rb]
res ← opA + opB + C
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← res[16]
V ← (opA[15] = opB[15]) and (opA[15] <> res[15])
```

#### Remarks:

A 32-bit addition with both operands in registers can be performed as follows:

```
; Perform (R1|R0) \leftarrow (R3|R2) + (R5|R4) ADD R0, R2, R4 ADC R1, R3, R5
```

# 2.2 ADCI

# Add Immediate with Carry

# Encoding (short form):

|      | F   | Е | D | С | В | Α | 9                        | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|-----|---|---|---|---|---|--------------------------|---|---|----|---|---|---|----|----|---|
| ADCI | 001 |   |   | 0 | 1 |   | $\overline{\mathrm{Rd}}$ |   |   | Ra |   | 0 | 1 | iı | mm | 3 |

## Encoding (long form):

|      | F   | Е   | D | С | В | A | 9  | 8 | 7  | 6    | 5 | 4 | 3 | 2  | 1  | 0 |
|------|-----|-----|---|---|---|---|----|---|----|------|---|---|---|----|----|---|
| EXTI |     | 110 |   |   |   |   |    |   | ех | ct13 |   |   |   |    |    |   |
| ADCI | 001 |     |   | 0 | 1 |   | Rd |   |    | Ra   |   | 0 | 1 | iı | mm | 3 |

#### Assembly:

ADCI Rd, Ra, imm

## Purpose:

To add a constant to a 16-bit integer in a register, with carry input.

#### **Restrictions:**

None.

#### Operation:

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_immediate(imm3)
res ← opA + opB + C
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← res[16]
V ← (opA[15] = opB[15]) and (opA[15] <> res[15])
```

#### Remarks:

A 32-bit addition with a register and an immediate operand can be performed as follows:

```
; Perform (R1|R0) \leftarrow (R3|R2) + 0x40001 ADDI R0, R2, 1 ADCI R1, R3, 4
```

2.3 ADD

Add Register

# **Encoding:**

|     | F   | Е | D | С | В | Α | 9                        | 8 | 7 | 6  | 5 | 4 | 3 | 2 | 1  | 0 |
|-----|-----|---|---|---|---|---|--------------------------|---|---|----|---|---|---|---|----|---|
| ADD | 000 |   |   | 0 | 1 |   | $\overline{\mathrm{Rd}}$ |   |   | Ra |   | 0 | 0 |   | Rb |   |

# Assembly:

ADD Rd, Ra, Rb

# Purpose:

To add 16-bit integers in registers.

#### **Restrictions:**

None.

```
\begin{array}{l} opA \leftarrow mem[\mathbb{W}|Ra] \\ opB \leftarrow mem[\mathbb{W}|Rb] \\ res \leftarrow opA + opB \\ mem[\mathbb{W}|Rd] \leftarrow res \\ Z \leftarrow res = 0 \\ S \leftarrow res[15] \\ C \leftarrow res[16] \\ V \leftarrow (opA[15] = opB[15]) \ \ \textbf{and} \ \ (opA[15] <> res[15]) \end{array}
```

2.4 ADDI Add Immediate

# Encoding (short form):

|      | F   | Ε | D | С | В | A                        | 9 | 8 | 7  | 6 | 5 | 4 | 3  | 2  | 1 | 0 |
|------|-----|---|---|---|---|--------------------------|---|---|----|---|---|---|----|----|---|---|
| ADDI | 001 |   | 0 | 1 |   | $\overline{\mathrm{Rd}}$ |   |   | Ra |   | 0 | 0 | iı | nm | 3 |   |

# Encoding (long form):

|      | F   | Е   | D | С | В | Α | 9  | 8 | 7  | 6   | 5 | 4 | 3 | 2  | 1  | 0 |
|------|-----|-----|---|---|---|---|----|---|----|-----|---|---|---|----|----|---|
| EXTI |     | 110 |   |   |   |   |    |   | ех | t13 |   |   |   |    |    |   |
| ADDI | 001 |     |   | 0 | 1 |   | Rd |   |    | Ra  |   | 0 | 0 | iı | mm | 3 |

## Assembly:

ADDI Rd, Ra, imm

## Purpose:

To add a constant to a 16-bit integer in a register.

#### **Restrictions:**

None.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_immediate(imm3)
res ← opA + opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← res[16]
V ← (opA[15] = opB[15]) and (opA[15] <> res[15])
```

# 2.5 ADJW.1

# **Adjust Window**

# **Encoding:**

|        | F   | E | D | С | В | A   | 9 | 8 | 7   | 6 | 5 | 4 | 3  | 2  | 1 | 0 |
|--------|-----|---|---|---|---|-----|---|---|-----|---|---|---|----|----|---|---|
| ADJW.1 | 001 |   | 1 | 1 | ( | 000 |   |   | 000 |   | 1 | 1 | iı | mm | 3 |   |

# Assembly:

ADJW size

# Purpose:

To adjust the position of register window.

#### **Restrictions:**

None.

# Operation:

```
if (has_ext13)
then imm 
olimit ext13|imm3
else imm 
olimit sign_extend(imm3)
W 
olimit W 
olimit with the sign_extend(imm3)
```

#### Remarks:

See also LEAV.

# Notice:

The exact encoding of this instruction is not final.

# 2.6 ADJW.2 Adjust Window, Store Previous Address

## **Encoding:**

|        | F | Е   | D | С | В | A | 9  | 8 | 7 | 6   | 5 | 4 | 3 | 2  | 1  | 0 |
|--------|---|-----|---|---|---|---|----|---|---|-----|---|---|---|----|----|---|
| ADJW.2 |   | 001 |   | 1 | 1 |   | Rd |   |   | 001 |   | 1 | 1 | iı | mm | 3 |

#### Assembly:

ADJW Rd, size

# Purpose:

To adjust the position of register window and store the previous window position to a register.

#### **Restrictions:**

None.

#### Operation:

```
if (has_ext13)
then imm ← ext13|imm3
else imm ← sign_extend(imm3)
tmp ← W
W ← W + imm
mem[W|Rd] ← tmp|000
```

#### Remarks:

See also **ENTR**.

#### Notice:

The exact encoding of this instruction is not final.

# 2.7 AND

# Bitwise AND with Register

# **Encoding:**

|     | F | Ε   | D | С | В | A | 9                        | 8 | 7 | 6  | 5 | 4 | 3 | 2 | 1  | 0 |
|-----|---|-----|---|---|---|---|--------------------------|---|---|----|---|---|---|---|----|---|
| AND |   | 000 |   | 0 | 0 |   | $\overline{\mathrm{Rd}}$ |   |   | Ra |   | 0 | 0 |   | Rb |   |

# Assembly:

AND Rd, Ra, Rb

# Purpose:

To perform bitwise AND between 16-bit integers in registers.

#### **Restrictions:**

None.

# Operation:

 $\begin{array}{l} \text{opA} \leftarrow \text{mem}[\mathbb{W}|\text{Ra}] \\ \text{opB} \leftarrow \text{mem}[\mathbb{W}|\text{Rb}] \\ \text{res} \leftarrow \text{opA} \ \text{and} \ \text{opB} \\ \text{mem}[\mathbb{W}|\text{Rd}] \leftarrow \text{res} \\ \text{Z} \leftarrow \text{res} = \mathbf{0} \\ \text{S} \leftarrow \text{res}[15] \\ \text{C} \leftarrow \textbf{UNDEFINED} \end{array}$ 

 $V \leftarrow UNDEFINED$ 

# 2.8 ANDI

# Bitwise AND with Immediate

# Encoding (short form):

|      | F | Е   | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|---|-----|---|---|---|---|----|---|---|----|---|---|---|----|----|---|
| ANDI |   | 001 |   | 0 | 0 |   | Rd |   |   | Ra |   | 0 | 0 | iı | mm | 3 |

# Encoding (long form):

|      | F           | Е | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|-------------|---|---|---|---|---|----|---|---|----|---|---|---|----|----|---|
| EXTI | L IIV CX019 |   |   |   |   |   |    |   |   |    |   |   |   |    |    |   |
| ANDI | 001         |   |   | 0 | 0 |   | Rd |   |   | Ra |   | 0 | 0 | iı | mm | 3 |

# Assembly:

ANDI Rd, Ra, imm

## Purpose:

To perform bitwise AND between a constant and a 16-bit integer in a register.

#### **Restrictions:**

None.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_immediate(imm3)
res ← opA and opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

# 2.9 CMP

# Compare to Register

# **Encoding:**

|     | F | Ε | D | С | В | Α | 9   | 8 | 7 | 6  | 5 | 4 | 3 | 2 | 1  | 0 |
|-----|---|---|---|---|---|---|-----|---|---|----|---|---|---|---|----|---|
| CMP |   |   |   | 0 | 0 | ( | 000 |   |   | Ra |   | 1 | 1 |   | Rb |   |

#### Assembly:

# Purpose:

To compare 16-bit integers in registers.

#### **Restrictions:**

None.

#### Operation:

```
opA ← mem[W|Ra]
opB ← mem[W|Rb]
res ← opA - opB
Z ← res = 0
S ← res[15]
C ← not res[16]
V ← (opA[15] = not opB[15]) and (opA[15] <> res[15])
```

#### Remarks:

This instruction is identical to SUB, with the exception that it discards the computed value.

# 2.10 CMPI

# Compare to Immediate

## Encoding (short form):

|      | F | Ε   | D | С | В | A | 9   | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|---|-----|---|---|---|---|-----|---|---|----|---|---|---|----|----|---|
| CMPI |   | 001 |   | 0 | 0 | ( | 000 |   |   | Ra |   | 1 | 1 | iı | nm | 3 |

# Encoding (long form):

|      | F           | E | D | С | В | A | 9   | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|-------------|---|---|---|---|---|-----|---|---|----|---|---|---|----|----|---|
| EXTI | r 110 ext19 |   |   |   |   |   |     |   |   |    |   |   |   |    |    |   |
| CMPI | 001         |   |   | 0 | 0 | ( | 000 |   |   | Ra |   | 1 | 1 | iı | mm | 3 |

## Assembly:

CMPI Rd, Ra, imm

# Purpose:

To compare a constant to a 16-bit integer in a register.

#### **Restrictions:**

None.

#### Operation:

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_immediate(imm3)
res ← opA - opB
Z ← res = 0
S ← res[15]
C ← not res[16]
V ← (opA[15] = not opB[15]) and (opA[15] <> res[15])
```

#### Remarks:

This instruction is identical to SUBI, with the exception that it discards the computed value.

2.11 ENTR Enter Frame

# Assembly:

ENTR Rd, size

# Purpose:

To set up a working area at an entry to a function.

# Restrictions:

None.

# Remarks:

The assembler translates  ${\tt ENTR}$  to

ADJW Rd, -size

See the description of ADJW.2. See also LEAV.

# 2.12 EXTI

# **Extend Immediate**

# **Encoding:**

#### Assembly:

EXTI Rd, Ra, Rb

# Purpose:

To extend the range of immediate in the next executed instruction.

#### **Restrictions:**

None.

# Operation:

 $\begin{array}{l} \texttt{ext13} \leftarrow \texttt{imm13} \\ \texttt{has\_ext13} \leftarrow \texttt{1} \end{array}$ 

#### Remarks:

This instruction is exclusively emitted by the assembler while translating other instructions. As it changes both the meaning of and the constraints placed on the immediate field in the following instruction, the assembler does not accept a mnemonic for **EXTI**.

2.13 J Jump

# Encoding (short form):

|   | F   | Е | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|---|-----|---|---|---|---|-----|----|---|---|---|---|----|----|---|---|---|
| J | 101 |   |   | 1 |   | 113 | 11 |   |   |   |   | of | f8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С     | В | A  | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|------|---|-----|---|-------|---|----|----|---|---|---|---|----|----------------|---|---|---|
| EXTI |   | 110 |   | ext13 |   |    |    |   |   |   |   |    |                |   |   |   |
| J    |   | 101 |   | 1     |   | 11 | 11 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Assembly:

J label

## Purpose:

To unconditionally transfer control.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off \( \to \) ext13|off8[3:0]
else off \( \to \) sign_extend(off8)
PC \( \to \) PC + 1 + off
```

# 2.14 JAL

# Jump And Link

Encoding (short form):

|     | F | Е   | D | С | В | Α | 9                        | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|-----|---|-----|---|---|---|---|--------------------------|---|---|---|---|----|----------------|---|---|---|
| JAL |   | 100 |   | 1 | 0 |   | $\overline{\mathrm{Rd}}$ |   |   |   |   | of | <del>f</del> 8 |   |   |   |

Encoding (long form):

|      | F | Е   | D | С | В | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| EXTI |   | 110 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| JAL  |   |     |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

# Assembly:

JAL label

#### Purpose:

To transfer control to a subroutine.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off \leftarrow ext13|off8[3:0]
else off \leftarrow sign_extend(off8)
mem[W|Rd] \leftarrow PC + 1
PC \leftarrow PC + 1 + off
```

|    | F | Ε   | D | С | В | Α   | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|----|---|-----|---|---|---|-----|----|---|---|---|---|----|----------------|---|---|---|
| JC |   | 101 |   | 1 |   | 101 | 10 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С                 | В | A | 9  | 8              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-----|---|-------------------|---|---|----|----------------|---|---|---|---|---|---|---|---|
| EXTI |   | 110 |   | ext13 1 1010 off8 |   |   |    |                |   |   |   |   |   |   |   |   |
| JC   |   | 101 |   |                   |   |   | of | <del>f</del> 8 |   |   |   |   |   |   |   |   |

# Assembly:

JC label

## Purpose:

To transfer control if an arithmetic or shift operation resulted in unsigned overflow.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

## Operation:

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (C)
then PC ← PC + 1 + off
else PC ← PC + 1
```

#### Remarks:

This instruction has the same encoding as JUGE.

|    | F | Е   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|----|---|-----|---|---|---|-----|----|---|---|---|---|----|----------------|---|---|---|
| JE |   | 101 |   | 1 |   | 100 | 00 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С | В | A   | 9  | 8 | 7  | 6    | 5 | 4  | 3              | 2 | 1 | 0 |
|------|---|-----|---|---|---|-----|----|---|----|------|---|----|----------------|---|---|---|
| EXTI |   | 110 |   |   |   |     |    |   | ех | ct13 |   |    |                |   |   |   |
| JE   |   | 101 |   | 1 |   | 100 | 90 |   |    |      |   | of | <del>f</del> 8 |   |   |   |

#### Assembly:

JE label

#### Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is equal to Rb.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

## Operation:

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (Z)
then PC ← PC + 1 + off
else PC ← PC + 1
```

#### Remarks:

This instruction has the same encoding as JZ.

2.17 JN Jump Never

# Encoding (short form):

|    | F | Е   | D | С | В | Α   | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|----|---|-----|---|---|---|-----|----|---|---|---|---|----|----------------|---|---|---|
| JN |   | 101 |   | 1 |   | 011 | 11 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С | В | A  | 9  | 8 | 7  | 6    | 5 | 4  | 3  | 2 | 1 | 0 |
|------|---|-----|---|---|---|----|----|---|----|------|---|----|----|---|---|---|
| EXTI |   | 110 |   |   |   |    |    |   | ех | ct13 |   |    |    |   |   |   |
| JN   |   | 101 |   | 1 |   | 01 | 11 |   |    |      |   | of | f8 |   |   |   |

## Assembly:

JN label

#### Purpose:

To serve as a placeholder for a jump instruction.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

## Operation:

 $PC \;\leftarrow\; PC \;+\; 1$ 

# Remarks:

The JN instruction has no effect. It may be used as a placeholder for a different jump instruction with a predefiend offset when the exact condition is unknown, such as in certain self-modifying code.

|     | F | Е   | D | С | В | Α  | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|-----|---|-----|---|---|---|----|----|---|---|---|---|----|----------------|---|---|---|
| JNC |   | 101 |   | 1 |   | 00 | 10 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С | В | A  | 9  | 8 | 7  | 6    | 5 | 4  | 3  | 2 | 1 | 0 |
|------|---|-----|---|---|---|----|----|---|----|------|---|----|----|---|---|---|
| EXTI |   | 110 |   |   |   |    |    |   | ех | ct13 |   |    |    |   |   |   |
| JNC  |   | 101 |   | 1 |   | 00 | 10 |   |    |      |   | of | f8 |   |   |   |

#### Assembly:

JNC label

#### Purpose:

To transfer control if an arithmetic or shift operation did not result in unsigned overflow.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

# Operation:

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (not C)
then PC ← PC + 1 + off
else PC ← PC + 1
```

#### Remarks:

This instruction has the same encoding as JULT.

|     | F | Е   | D | С | В | Α   | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|-----|---|-----|---|---|---|-----|----|---|---|---|---|----|----------------|---|---|---|
| JNE |   | 101 |   | 1 |   | 000 | 90 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С | В | A   | 9  | 8 | 7  | 6    | 5 | 4  | 3              | 2 | 1 | 0 |
|------|---|-----|---|---|---|-----|----|---|----|------|---|----|----------------|---|---|---|
| EXTI |   | 110 |   |   |   |     |    |   | ех | ct13 |   |    |                |   |   |   |
| JNE  |   | 101 |   | 1 |   | 000 | 90 |   |    |      |   | of | <del>f</del> 8 |   |   |   |

#### Assembly:

JNE label

#### Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is not equal to Rb.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

#### Operation:

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (not Z)
then PC ← PC + 1 + off
else PC ← PC + 1
```

#### Remarks:

This instruction has the same encoding as JNZ.

## 2.20 JNO

# Jump if Not Overflow

# Encoding (short form):

|     | F | Е   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|-----|---|-----|---|---|---|-----|----|---|---|---|---|----|----------------|---|---|---|
| JNO |   | 101 |   | 1 |   | 002 | 11 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С | В | A  | 9  | 8 | 7  | 6    | 5 | 4  | 3              | 2 | 1 | 0 |
|------|---|-----|---|---|---|----|----|---|----|------|---|----|----------------|---|---|---|
| EXTI |   | 110 |   |   |   |    |    |   | ех | ct13 |   |    |                |   |   |   |
| JNO  |   | 101 |   | 1 |   | 00 | 11 |   |    |      |   | of | <del>f</del> 8 |   |   |   |

#### Assembly:

JNO label

#### Purpose:

To transfer control if an arithmetic or shift operation did not result in signed overflow.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (not V)
then PC ← PC + 1 + off
else PC ← PC + 1
```

|     | F | Е   | D | С | В | Α   | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|-----|---|-----|---|---|---|-----|----|---|---|---|---|----|----------------|---|---|---|
| JNS |   | 101 |   | 1 |   | 000 | 01 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С | В | Α   | 9  | 8 | 7  | 6    | 5 | 4  | 3              | 2 | 1 | 0 |
|------|---|-----|---|---|---|-----|----|---|----|------|---|----|----------------|---|---|---|
| EXTI |   | 110 |   |   |   |     |    |   | ех | ct13 |   |    |                |   |   |   |
| JNS  |   | 101 |   | 1 |   | 000 | 01 |   |    |      |   | of | <del>f</del> 8 |   |   |   |

#### Assembly:

JNS label

#### Purpose:

To transfer control if an arithmetic or shift operation produced a non-negative result.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (not S)
then PC ← PC + 1 + off
else PC ← PC + 1
```

|     | F | Е   | D | С | В | Α   | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|-----|---|-----|---|---|---|-----|----|---|---|---|---|----|----------------|---|---|---|
| JNZ |   | 101 |   | 1 |   | 000 | 90 |   |   |   |   | ot | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F                   | E   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|------|---------------------|-----|---|---|---|-----|----|---|---|---|---|----|----------------|---|---|---|
| EXTI | 1 11 <b>0</b> ext15 |     |   |   |   |     |    |   |   |   |   |    |                |   |   |   |
| JNZ  |                     | 101 |   | 1 |   | 000 | 90 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

#### Assembly:

JNZ label

#### Purpose:

To transfer control if an arithmetic or shift operation produced a non-zero result.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

## Operation:

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (not Z)
then PC ← PC + 1 + off
else PC ← PC + 1
```

#### Remarks:

This instruction has the same encoding as JNE.

|    | F | Е   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|----|---|-----|---|---|---|-----|----|---|---|---|---|----|----------------|---|---|---|
| JO |   | 101 |   | 1 |   | 101 | 11 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F | Е         | D | С | В | A  | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|------|---|-----------|---|---|---|----|----|---|---|---|---|----|----------------|---|---|---|
| EXTI |   | 110 ext13 |   |   |   |    |    |   |   |   |   |    |                |   |   |   |
| JO   |   | 101       |   | 1 |   | 10 | 11 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Assembly:

JO label

#### Purpose:

To transfer control if an arithmetic or shift operation resulted in signed overflow.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (V)
then PC ← PC + 1 + off
else PC ← PC + 1
```

# 2.24 JR

# Jump to Register

# **Encoding:**

|    | F | Е   | D | С | В | A | 9  | 8 | 7 | 6 | 5 | 4   | 3   | 2 | 1 | 0 |
|----|---|-----|---|---|---|---|----|---|---|---|---|-----|-----|---|---|---|
| JR |   | 101 |   | 1 | 1 |   | Ra |   |   |   | 0 | 000 | 000 | 0 |   |   |

# Assembly:

JR Rd

# Purpose:

To transfer control to an absolute address contained in a register.

#### **Restrictions:**

None.

# Operation:

$$\begin{array}{l} addr \; \leftarrow \; mem[\texttt{W} \, | \, \texttt{Ra}] \\ PC \; \leftarrow \; addr \end{array}$$

#### Notice:

The exact encoding of this instruction is not final.

2.25 JS

# Jump if Sign

Encoding (short form):

|    | F | Ε   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|----|---|-----|---|---|---|-----|----|---|---|---|---|----|----------------|---|---|---|
| JS |   | 101 |   | 1 |   | 100 | 01 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F         | Е   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|------|-----------|-----|---|---|---|-----|----|---|---|---|---|----|----|---|---|---|
| EXTI | 110 ext13 |     |   |   |   |     |    |   |   |   |   |    |    |   |   |   |
| JS   |           | 101 |   | 1 |   | 100 | 01 |   |   |   |   | of | f8 |   |   |   |

# Assembly:

JS label

## Purpose:

To transfer control if an arithmetic or shift operation produced a negative result.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (S)
then PC ← PC + 1 + off
else PC ← PC + 1
```

## 2.26 JSGE

# Jump if Signed Greater or Equal

# Encoding (short form):

|      | F | Е   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|------|---|-----|---|---|---|-----|----|---|---|---|---|----|----|---|---|---|
| JSGE |   | 101 |   | 1 |   | 010 | 01 |   |   |   |   | of | f8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С | В | Α   | 9  | 8 | 7  | 6    | 5 | 4  | 3  | 2 | 1 | 0 |
|------|---|-----|---|---|---|-----|----|---|----|------|---|----|----|---|---|---|
| EXTI |   | 110 |   |   |   |     |    |   | ех | ct13 |   |    |    |   |   |   |
| JSGE |   | 101 |   | 1 |   | 010 | 91 |   |    |      |   | of | f8 |   |   |   |

#### Assembly:

JSGE label

#### Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is greater than or equal to Rb when interpreted as signed integer.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (not (S xor V))
then PC ← PC + 1 + off
else PC ← PC + 1
```

## 2.27 JSGT

# Jump if Signed Greater Than

## Encoding (short form):

|      | F | Е   | D | С | В | Α  | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|------|---|-----|---|---|---|----|----|---|---|---|---|----|----------------|---|---|---|
| JSGT |   | 101 |   | 1 |   | 01 | 10 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F | Е                      | D | С     | В | Α | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|------------------------|---|-------|---|---|---|---|---|---|---|---|---|---|---|---|
| EXTI |   | 110                    |   | ext13 |   |   |   |   |   |   |   |   |   |   |   |   |
| JSGT |   | <b>101 1 0110</b> off8 |   |       |   |   |   |   |   |   |   |   |   |   |   |   |

#### Assembly:

JSGT label

#### Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is greater than to Rb when interpreted as signed integer.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (not ((S xor V) or Z))
then PC ← PC + 1 + off
else PC ← PC + 1
```

## 2.28 JSLE

# Jump if Signed Less or Equal

# Encoding (short form):

|      | F | Ε   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|------|---|-----|---|---|---|-----|----|---|---|---|---|----|----|---|---|---|
| JSLE |   | 101 |   | 1 |   | 113 | 10 |   |   |   |   | of | f8 |   |   |   |

# Encoding (long form):

|      | F                      | Е         | D | С | В | A | 9 | 8 | 7 | 6  | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------------------------|-----------|---|---|---|---|---|---|---|----|---|---|---|---|---|---|
| EXTI |                        | 110 ext13 |   |   |   |   |   |   |   |    |   |   |   |   |   |   |
| JSLE | <b>101 1 1110</b> off8 |           |   |   |   |   |   |   |   | f8 |   |   |   |   |   |   |

#### Assembly:

JSLE label

#### Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is less than or equal to Rb when interpreted as signed integer.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (((S xor V) or Z))
then PC ← PC + 1 + off
else PC ← PC + 1
```

## 2.29 JSLT

# Jump if Signed Less Than

# Encoding (short form):

|      | F | Е   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|------|---|-----|---|---|---|-----|----|---|---|---|---|----|----|---|---|---|
| JSLT |   | 101 |   | 1 |   | 110 | 91 |   |   |   |   | of | f8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С           | В     | A | 9 | 8 | 7 | 6 | 5 | 4 | 3              | 2 | 1 | 0 |
|------|---|-----|---|-------------|-------|---|---|---|---|---|---|---|----------------|---|---|---|
| EXTI |   | 110 |   |             | ext13 |   |   |   |   |   |   |   |                |   |   |   |
| JSLT |   | 101 |   | 1 1101 off8 |       |   |   |   |   |   |   |   | <del>f</del> 8 |   |   |   |

## Assembly:

JSLT label

## Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is less than Rb when interpreted as signed integer.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if ((S xor V))
then PC ← PC + 1 + off
else PC ← PC + 1
```

## 2.30 JUGE

# Jump if Unsigned Greater or Equal

# Encoding (short form):

|      | F | Е   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|------|---|-----|---|---|---|-----|----|---|---|---|---|----|----|---|---|---|
| JUGE |   | 101 |   | 1 |   | 101 | 10 |   |   |   |   | ot | f8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С | В           | Α | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-----|---|---|-------------|---|---|---|---|---|---|---|---|---|---|---|
| EXTI |   | 110 |   |   | ext13       |   |   |   |   |   |   |   |   |   |   |   |
| JUGE |   | 101 |   | 1 | 1 1010 off8 |   |   |   |   |   |   |   |   |   |   |   |

#### Assembly:

JUGE label

#### Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is greater than or equal to Rb when interpreted as unsigned integer.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

# Operation:

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (C)
then PC ← PC + 1 + off
else PC ← PC + 1
```

#### Remarks:

This instruction has the same encoding as JC.

# 2.31 JUGT

# Jump if Unsigned Greater Than

## Encoding (short form):

|      | F | Е   | D | С | В | A  | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|------|---|-----|---|---|---|----|----|---|---|---|---|----|----------------|---|---|---|
| JUGT |   | 101 |   | 1 |   | 01 | 10 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

# Encoding (long form):

|      | F | Е   | D | С      | В     | A | 9 | 8 | 7 | 6    | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
|------|---|-----|---|--------|-------|---|---|---|---|------|---|---|---|---|---|---|--|--|
| EXTI |   | 110 |   |        | ext13 |   |   |   |   |      |   |   |   |   |   |   |  |  |
| JUGT |   | 101 |   | 1 0110 |       |   |   |   |   | off8 |   |   |   |   |   |   |  |  |

## Assembly:

JUGT label

#### Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is greater than to Rb when interpreted as unsigned integer.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (not ((not C) or V))
then PC ← PC + 1 + off
else PC ← PC + 1
```

## 2.32 JULE

# Jump if Unsigned Less or Equal

## Encoding (short form):

|      | F | Е   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|------|---|-----|---|---|---|-----|----|---|---|---|---|----|----|---|---|---|
| JULE |   | 101 |   | 1 |   | 113 | 10 |   |   |   |   | of | f8 |   |   |   |

## Encoding (long form):

|      | F | Е   | D         | С | В | Α  | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|------|---|-----|-----------|---|---|----|----|---|---|---|---|----|----------------|---|---|---|
| EXTI |   | 110 | 110 ext13 |   |   |    |    |   |   |   |   |    |                |   |   |   |
| JULE |   | 101 |           | 1 |   | 11 | 10 |   |   |   |   | of | <del>f</del> 8 |   |   |   |

#### Assembly:

JULE label

### Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is less than or equal to Rb when interpreted as unsigned integer.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if ((not C) or V)
then PC ← PC + 1 + off
else PC ← PC + 1
```

#### 2.33 JULT

# Jump if Unsigned Less Than

## Encoding (short form):

|      | F | Е   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|------|---|-----|---|---|---|-----|----|---|---|---|---|----|----|---|---|---|
| JULT |   | 101 |   | 1 |   | 002 | 10 |   |   |   |   | of | f8 |   |   |   |

## Encoding (long form):

|      | F                 | Е         | D | С | В | A | 9 | 8 | 7 | 6 | 5 | 4 | 3  | 2 | 1 | 0 |
|------|-------------------|-----------|---|---|---|---|---|---|---|---|---|---|----|---|---|---|
| EXTI |                   | 110 ext13 |   |   |   |   |   |   |   |   |   |   |    |   |   |   |
| JULT | Γ 101 1 0010 off8 |           |   |   |   |   |   |   |   |   |   |   | +× |   |   |   |

#### Assembly:

JULT label

#### Purpose:

To transfer control after a CMP Ra, Rb instruction if Ra is less than Rb when interpreted as unsigned integer.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

## Operation:

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (not C)
then PC ← PC + 1 + off
else PC ← PC + 1
```

#### Remarks:

This instruction has the same encoding as JNC.

## Encoding (short form):

|    | F | Е   | D | С | В | A   | 9  | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|----|---|-----|---|---|---|-----|----|---|---|---|---|----|----|---|---|---|
| JZ |   | 101 |   | 1 |   | 100 | 00 |   |   |   |   | of | f8 |   |   |   |

## Encoding (long form):

|      | F               | Е   | D | С     | В | Α | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----------------|-----|---|-------|---|---|---|---|---|---|---|---|---|---|---|---|
| EXTI |                 | 110 |   | ext13 |   |   |   |   |   |   |   |   |   |   |   |   |
| JZ   | 101 1 1000 off8 |     |   |       |   |   |   |   |   |   |   |   |   |   |   |   |

#### Assembly:

JZ label

#### Purpose:

To transfer control if an arithmetic or shift operation produced a zero result.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

## Operation:

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
if (Z)
then PC ← PC + 1 + off
else PC ← PC + 1
```

#### Remarks:

This instruction has the same encoding as JE.

#### 2.35 LD

## Load with Address in Register

## Encoding (short form):

|    | F | Е   | D | С | В | A | 9                   | 8 | 7 | 6  | 5 | 4 | 3 | 2    | 1 | 0 |
|----|---|-----|---|---|---|---|---------------------|---|---|----|---|---|---|------|---|---|
| LD |   | 010 |   | 0 | 0 |   | $\operatorname{Rd}$ |   |   | Ra |   |   |   | off5 |   |   |

## Encoding (long form):

|      | F         | E   | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2    | 1 | 0 |
|------|-----------|-----|---|---|---|---|----|---|---|----|---|---|---|------|---|---|
| EXTI | 110 ext13 |     |   |   |   |   |    |   |   |    |   |   |   |      |   |   |
| LD   |           | 010 |   | 0 | 0 |   | Rd |   |   | Ra |   |   |   | off5 |   |   |

#### Assembly:

LD Rd, Ra, off

## Purpose:

To load a word from memory at an absolute address contained in a register, with a constant offset.

#### **Restrictions:**

If the long form is used, and off5[5:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[3:0]
else off ← sign_extend(off5)
addr ← mem[W|Ra] + off
temp ← mem[addr]
mem[W|Rd] ← temp
```

## 2.36 LDI Load PC-relative with Immediate Offset

## Encoding (short form):

|     | F | Е   | D | С | В | Α | 9                        | 8 | 7 | 6 | 5 | 4   | 3              | 2 | 1 | 0 |
|-----|---|-----|---|---|---|---|--------------------------|---|---|---|---|-----|----------------|---|---|---|
| LDI |   | 011 |   | 0 | 0 |   | $\overline{\mathrm{Rd}}$ |   |   |   |   | _of | <del>f</del> 8 |   |   |   |

## Encoding (long form):

|      | F                    | Е | D | С | В | Α | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----------------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| EXTI | 110 ext13            |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| LDI  | 011   00   Rd   off8 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

#### Assembly:

LDI Rd, off

### Purpose:

To load a word from memory at an address relative to PC with a constant offset.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
addr ← PC + off
temp ← mem[addr]
mem[W|Rd] ← temp
```

## 2.37 LDX Load External with Address in Register

## Encoding (short form):

|     | F | Ε   | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2    | 1 | 0 |
|-----|---|-----|---|---|---|---|----|---|---|----|---|---|---|------|---|---|
| LDX |   | 010 |   | 1 | 0 |   | Rd |   |   | Ra |   |   |   | off5 |   |   |

## Encoding (long form):

|      | F         | Е   | D | С | В | Α | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2    | 1 | 0 |
|------|-----------|-----|---|---|---|---|----|---|---|----|---|---|---|------|---|---|
| EXTI | 110 ext13 |     |   |   |   |   |    |   |   |    |   |   |   |      |   |   |
| LDX  |           | 010 |   | 1 | 0 |   | Rd |   |   | Ra |   |   |   | off5 |   |   |

#### Assembly:

LDX Rd, Ra, off

## Purpose:

To complete a load cycle on external bus at an absolute address contained in a register, with a constant offset.

#### **Restrictions:**

If the long form is used, and off5[5:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[3:0]
else off ← sign_extend(off5)
addr ← mem[W|Ra] + off
temp ← ext[addr]
mem[W|Rd] ← temp
```

## 2.38 LDXI Load External with Immediate Address

## Encoding (short form):

|      | F | Е   | D | С | В | A | 9                        | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|------|---|-----|---|---|---|---|--------------------------|---|---|---|---|----|----|---|---|---|
| LDXI |   | 011 |   | 1 | 0 |   | $\overline{\mathrm{Rd}}$ |   |   |   |   | ot | f8 |   |   |   |

## Encoding (long form):

|      | F | Е   | D | С | В     | Α | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|------|---|-----|---|---|-------|---|---|---|---|---|---|---|---|---|---|---|--|
| EXTI |   | 110 |   |   | ext13 |   |   |   |   |   |   |   |   |   |   |   |  |
| LDXI |   |     |   |   |       |   |   |   |   |   |   |   |   |   |   |   |  |

## Assembly:

LDXI Rd, off

### Purpose:

To complete a load cycle on external bus at a constant absolute address.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off \leftarrow ext13|off8[3:0]
else off \leftarrow sign_extend(off8)
temp \leftarrow ext[off]
mem[W|Rd] \leftarrow temp
```

2.39 LEAV Leave Frame

## Assembly:

LEAV Rd, size

## Purpose:

To tear down a working area at an exit from a function.

## Restrictions:

None.

## Remarks:

The assembler translates  ${\tt LEAV}$  to

ADJW size

See the description of ADJW.1. See also ENTR.

2.40 MOV Move

## Assembly:

MOV Rd, Rs

## Purpose:

To move a value from register to register.

#### **Restrictions:**

None.

#### Remarks:

The assembler does not translate any instructions for MOV with identical Rd and Rs, and translates MOV with any other register combination to

ANDI Rd, Rs, Rs

#### Notice:

The exact translation of this mnemonic is not final.

## 2.41 MOVA

## Move Address PC-relative

## Encoding (short form):

|      | F | Е   | D | С | В | Α | 9                        | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|------|---|-----|---|---|---|---|--------------------------|---|---|---|---|----|----------------|---|---|---|
| MOVA |   | 100 |   | 0 | 0 |   | $\overline{\mathrm{Rd}}$ |   |   |   |   | of | <del>f</del> 8 |   |   |   |

## Encoding (long form):

|      | F | Е   | D | С | В     | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|------|---|-----|---|---|-------|---|---|---|---|---|---|---|---|---|---|---|--|
| EXTI |   | 110 |   |   | ext13 |   |   |   |   |   |   |   |   |   |   |   |  |
| MOVA |   | 100 |   |   |       |   |   |   |   |   |   |   |   |   |   |   |  |

## Assembly:

MOVA Rd, off

### Purpose:

To load a register with an address relative to PC with a constant offset..

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off \leftarrow ext13|off8[3:0]
else off \leftarrow sign_extend(off8)
mem[W|Rd] \leftarrow PC + 1 + off
```

## 2.42 MOVI

## Move Immediate

## Encoding (short form):

|      | F | Е   | D | С | В | A | 9                        | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|------|---|-----|---|---|---|---|--------------------------|---|---|---|---|----|----|---|---|---|
| MOVI |   | 100 |   | 0 | 1 |   | $\overline{\mathrm{Rd}}$ |   |   |   |   | im | m8 |   |   |   |

## Encoding (long form):

|      | F              | Е   | D | С | В | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----------------|-----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| EXTI |                | 110 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| IVOM | 100 01 Rd imm8 |     |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

## Assembly:

MOVI Rd, imm

### Purpose:

To load a register with a constant.

## Restrictions:

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then imm 
olimit ext13|imm8[3:0]
else imm 
olimit sign_extend(imm8)
mem[W|Rd] 
olimit imm
```

## 2.43 OR

# Bitwise OR with Register

## **Encoding:**

|    | F | Е   | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2 | 1  | 0 |
|----|---|-----|---|---|---|---|----|---|---|----|---|---|---|---|----|---|
| OR |   | 000 |   | 0 | 0 |   | Rd |   |   | Ra |   | 0 | 1 |   | Rb |   |

## Assembly:

OR Rd, Ra, Rb

## Purpose:

To perform bitwise OR between 16-bit integers in registers.

#### **Restrictions:**

None.

## Operation:

 $opA \leftarrow mem[W|Ra]$ 

 $opB \leftarrow mem[W|Rb]$ 

 $\texttt{res} \; \leftarrow \; \texttt{opA} \; \; \textbf{or} \; \; \texttt{opB}$ 

 $mem[W|Rd] \leftarrow res$ 

 $Z \leftarrow res = 0$ 

 $S \leftarrow res[15]$ 

 $\mathsf{C} \; \leftarrow \; \textbf{UNDEFINED}$ 

 $V \leftarrow UNDEFINED$ 

## 2.44 ORI

## Bitwise OR with Immediate

## Encoding (short form):

|     | F | Е   | D | С | В | A | 9                   | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|-----|---|-----|---|---|---|---|---------------------|---|---|----|---|---|---|----|----|---|
| ORI |   | 001 |   | 0 | 0 |   | $\operatorname{Rd}$ |   |   | Ra |   | 0 | 1 | iı | mm | 3 |

## Encoding (long form):

|      | F           | E | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|-------------|---|---|---|---|---|----|---|---|----|---|---|---|----|----|---|
| EXTI | OLIXE OLIXE |   |   |   |   |   |    |   |   |    |   |   |   |    |    |   |
| ORI  | 001         |   |   | 0 | 0 |   | Rd |   |   | Ra |   | 0 | 1 | iı | mm | 3 |

## Assembly:

ORI Rd, Ra, imm

## Purpose:

To perform bitwise OR between a constant and a 16-bit integer in a register.

#### **Restrictions:**

None.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_immediate(imm3)
res ← opA or opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

## 2.45 ROLI

## Rotate Left Immediate

## Assembly:

ROLI Rd, Ra, amount

## Purpose:

To perform a left rotate of a 16-bit integer in a register by a constant bit amount.

## Restrictions:

The amount may be between 0 and 15, inclusive.

#### Remarks:

This instruction is an alias for ROTI.

## 2.46 RORI

# Rotate Right Immediate

## Assembly:

RORI Rd, Ra, amount

## Purpose:

To perform a right rotate of a 16-bit integer in a register by a constant bit amount.

#### **Restrictions:**

The amount may be between 0 and 15, inclusive.

#### Remarks:

The assembler translates RORI with amount of 0 to

MOV Rd, Ra

and RORI with any other amount to

ROTI Rd, Rd, (15 - amount)

2.47 ROT Rotate

## **Encoding:**

|     | F | Е   | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2 | 1  | 0 |
|-----|---|-----|---|---|---|---|----|---|---|----|---|---|---|---|----|---|
| ROT |   | 000 |   | 1 | 0 |   | Rd |   |   | Ra |   | 0 | 1 |   | Rb |   |

## Assembly:

ROT Rd, Ra, Rb

## Purpose:

To perform a left rotate of a 16-bit integer in a register by a variable bit amount.

#### **Restrictions:**

If Rb contains a value greater than 15, the behavior is UNPREDICTABLE.

#### Operation:

 $\begin{array}{l} opA \leftarrow \texttt{mem[W|Ra]} \\ opB \leftarrow \texttt{mem[W|Rb]} \\ res \leftarrow opA[16-opB:0] | opA[16:16-opB] \\ mem[W|Rd] \leftarrow res \\ Z \leftarrow res = 0 \\ S \leftarrow res[15] \\ C \leftarrow \textbf{UNDEFINED} \\ V \leftarrow \textbf{UNDEFINED} \end{array}$ 

#### 2.48 ROTI

## Rotate Immediate

### **Encoding:**

|      | F | Е   | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|---|-----|---|---|---|---|----|---|---|----|---|---|---|----|----|---|
| ROTI |   | 001 |   | 1 | 0 |   | Rd |   |   | Ra |   | 0 | 1 | iı | nm | 3 |

#### Assembly:

ROTI Rd, Ra, amount

## Purpose:

To perform a left rotate of a 16-bit integer in a register by a constant bit amount.

#### **Restrictions:**

The amount may be between 0 and 15, inclusive.

## Operation:

```
opA ← mem[W|Ra]
res ← opA[15-imm3:0]|opA[16:15-imm3]
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

#### Remarks:

The instruction encoding allows directly representing any **amount** between 1 and 8, inclusive. The assembler translates **ROTI** with **amount** of 0 to

```
MOV Rd, Ra
and ROTI with amount greater than 8 to
ROTI Rd, Ra, 8
ROTI Rd, Rd, (amount - 8)
```

#### 2.49 SBB

## Subtract Register with Borrow

## **Encoding:**

|     | F | Ε   | D | С | В | A | 9                        | 8 | 7 | 6  | 5 | 4 | 3 | 2 | 1  | 0 |
|-----|---|-----|---|---|---|---|--------------------------|---|---|----|---|---|---|---|----|---|
| SBB |   | 000 |   | 0 | 1 |   | $\overline{\mathrm{Rd}}$ |   |   | Ra |   | 1 | 1 |   | Rb |   |

#### Assembly:

SBB Rd, Ra, Rb

### Purpose:

To subtract 16-bit integers in registers, with borrow input.

#### **Restrictions:**

None.

#### Operation:

```
\begin{array}{l} opA \leftarrow mem[\mathbb{W}|Ra] \\ opB \leftarrow mem[\mathbb{W}|Rb] \\ res \leftarrow opA - opB - \textbf{not } C \\ mem[\mathbb{W}|Rd] \leftarrow res \\ Z \leftarrow res = 0 \\ S \leftarrow res[15] \\ C \leftarrow \textbf{not } res[16] \\ V \leftarrow (opA[15] = \textbf{not } opB[15]) \ \textbf{and } (opA[15] <> res[15]) \end{array}
```

#### Remarks:

A 32-bit subtraction with both operands in registers can be performed as follows:

```
; Perform (R1|R0) \leftarrow (R3|R2) - (R5|R4) SUB R0, R2, R4 SBB R1, R3, R5
```

#### 2.50 SBBI

## Subtract Immediate with Borrow

## Encoding (short form):

|      | F | Е   | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|---|-----|---|---|---|---|----|---|---|----|---|---|---|----|----|---|
| SBBI |   | 001 |   | 0 | 1 |   | Rd |   |   | Ra |   | 1 | 1 | iı | nm | 3 |

## Encoding (long form):

|      | F         | E | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|-----------|---|---|---|---|---|----|---|---|----|---|---|---|----|----|---|
| EXTI | 110 ext13 |   |   |   |   |   |    |   |   |    |   |   |   |    |    |   |
| SBBI | 001       |   |   | 0 | 1 |   | Rd |   |   | Ra |   | 1 |   | iı | mm | 3 |

#### Assembly:

SBBI Rd, Ra, imm

#### Purpose:

To subtract a constant from a 16-bit integer in a register, with borrow input.

#### **Restrictions:**

None.

#### Operation:

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_immediate(imm3)
res ← opA - opB - not C
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← not res[16]
V ← (opA[15] = not opB[15]) and (opA[15] <> res[15])
```

#### Remarks:

A 32-bit subtraction with a register and an immediate operand can be performed as follows:

```
; Perform (R1|R0) \leftarrow (R3|R2) - 0x40001 SUBI R0, R2, 1 SBBI R1, R3, 4
```

### **Encoding:**

## Assembly:

## Purpose:

To perform a left logical shift of a 16-bit integer in a register by a variable bit amount.

#### **Restrictions:**

If Rb contains a value greater than 15, the behavior is UNPREDICTABLE.

```
\begin{array}{l} opA \leftarrow \texttt{mem[W|Ra]} \\ opB \leftarrow \texttt{mem[W|Rb]} \\ res \leftarrow opA[16-opB:0] \mid 0 \{opB\} \\ mem[W|Rd] \leftarrow res \\ Z \leftarrow res = 0 \\ S \leftarrow res[15] \\ C \leftarrow \textbf{UNDEFINED} \\ V \leftarrow \textbf{UNDEFINED} \end{array}
```

## 2.52 SLLI

## Shift Left Logical Immediate

### **Encoding:**

|      | F | Е   | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|---|-----|---|---|---|---|----|---|---|----|---|---|---|----|----|---|
| SLLI |   | 001 |   | 1 | 0 |   | Rd |   |   | Ra |   | 0 | 0 | iı | mm | 3 |

#### Assembly:

SLLI Rd, Ra, amount

## Purpose:

To perform a left logical shift of a 16-bit integer in a register by a constant bit amount.

#### **Restrictions:**

The amount may be between 0 and 15, inclusive.

#### Operation:

```
opA ← mem[W|Ra]
res ← opA[15-imm3:0]|0{imm3+1}
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

#### Remarks:

The instruction encoding allows directly representing any **amount** between 1 and 8, inclusive. The assembler translates **SLLI** with **amount** of 0 to

```
MOV Rd, Ra
and SLLI with amount greater than 8 to
SLLI Rd, Ra, 8
SLLI Rd, Rd, (amount - 8)
```

# 2.53 SRA

# Shift Right Arithmetical

### **Encoding:**

|     | F | Ε   | D | С | В | Α | 9                        | 8 | 7 | 6  | 5 | 4 | 3 | 2 | 1  | 0 |
|-----|---|-----|---|---|---|---|--------------------------|---|---|----|---|---|---|---|----|---|
| SRA |   | 000 |   | 1 | 0 |   | $\overline{\mathrm{Rd}}$ |   |   | Ra |   | 1 | 1 |   | Rb |   |

### Assembly:

SRA Rd, Ra, Rb

## Purpose:

To perform a right arithmetical shift of a 16-bit integer in a register by a variable bit amount.

#### **Restrictions:**

If Rb contains a value greater than 15, the behavior is UNPREDICTABLE.

```
\begin{array}{l} opA \leftarrow \texttt{mem[W|Ra]} \\ opB \leftarrow \texttt{mem[W|Rb]} \\ res \leftarrow opA[15]\{opB\}|opA[16:16-opB] \\ mem[W|Rd] \leftarrow res \\ Z \leftarrow res = 0 \\ S \leftarrow res[15] \\ C \leftarrow \textbf{UNDEFINED} \\ V \leftarrow \textbf{UNDEFINED} \end{array}
```

### 2.54 SRAI

## Shift Right Arithmetical Immediate

### **Encoding:**

|      | F | Е   | D | С | В | A | 9                        | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|---|-----|---|---|---|---|--------------------------|---|---|----|---|---|---|----|----|---|
| SRAI |   | 000 |   | 1 | 0 |   | $\overline{\mathrm{Rd}}$ |   |   | Ra |   | 1 | 1 | iı | nm | 3 |

#### Assembly:

SRAI Rd, Ra, amount

## Purpose:

To perform a right arithmetical shift of a 16-bit integer in a register by a constant bit amount.

#### **Restrictions:**

The amount may be between 0 and 15, inclusive.

#### Operation:

```
opA ← mem[W|Ra]
opB ← mem[W|Rb]
res ← opA[15]{imm3+1}|opA[16:15-imm3]
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

#### Remarks:

The instruction encoding allows directly representing any **amount** between 1 and 8, inclusive. The assembler translates **SRAI** with **amount** of 0 to

```
MOV Rd, Ra
and SRAI with amount greater than 8 to
SRAI Rd, Ra, 8
SRAI Rd, Rd, (amount - 8)
```

### **Encoding:**

|     | F | Е   | D | С | В | A | 9                        | 8 | 7 | 6  | 5 | 4 | 3 | 2 | 1  | 0 |
|-----|---|-----|---|---|---|---|--------------------------|---|---|----|---|---|---|---|----|---|
| SRL |   | 000 |   | 1 | 0 |   | $\overline{\mathrm{Rd}}$ |   |   | Ra |   | 1 | 0 |   | Rb |   |

#### Assembly:

## Purpose:

To perform a right logical shift of a 16-bit integer in a register by a variable bit amount.

#### **Restrictions:**

If Rb contains a value greater than 15, the behavior is UNPREDICTABLE.

```
\begin{array}{lll} opA & \leftarrow & mem[\mathbb{W}|Ra] \\ opB & \leftarrow & mem[\mathbb{W}|Rb] \\ res & \leftarrow & 0\{opB\}|opA[16:16-opB] \\ mem[\mathbb{W}|Rd] & \leftarrow & res \\ Z & \leftarrow & res & = 0 \\ S & \leftarrow & res[15] \\ C & \leftarrow & \textbf{UNDEFINED} \\ V & \leftarrow & \textbf{UNDEFINED} \end{array}
```

## 2.56 SRLI

## Shift Right Logical Immediate

### **Encoding:**

|      | F | Е   | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2  | 1  | 0 |
|------|---|-----|---|---|---|---|----|---|---|----|---|---|---|----|----|---|
| SRLI |   | 001 |   | 1 | 0 |   | Rd |   |   | Ra |   | 1 | 0 | iı | mm | 3 |

#### Assembly:

SRLI Rd, Ra, amount

## Purpose:

To perform a right logical shift of a 16-bit integer in a register by a constant bit amount.

#### **Restrictions:**

The amount may be between 0 and 15, inclusive.

#### Operation:

```
opA ← mem[W|Ra]
res ← 0{imm3+1}|opA[16:15-imm3]
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```

#### Remarks:

The instruction encoding allows directly representing any **amount** between 1 and 8, inclusive. The assembler translates **SRLI** with **amount** of 0 to

```
MOV Rd, Ra
```

and SRLI with amount greater than 8 to

```
SRLI Rd, Ra, 8
SRLI Rd, Rd, (amount - 8)
```

## 2.57 ST

## Store with Address in Register

## Encoding (short form):

|    | F | Ε   | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2    | 1 | 0 |
|----|---|-----|---|---|---|---|----|---|---|----|---|---|---|------|---|---|
| ST |   | 010 |   | 0 | 1 |   | Rs |   |   | Ra |   |   |   | off5 |   |   |

## Encoding (long form):

|      | F         | Е   | D | С | В | Α | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2    | 1 | 0 |
|------|-----------|-----|---|---|---|---|----|---|---|----|---|---|---|------|---|---|
| EXTI | 11W ext13 |     |   |   |   |   |    |   |   |    |   |   |   |      |   |   |
| ST   |           | 010 |   | 0 | 1 |   | Rs |   |   | Ra |   |   |   | off5 |   |   |

#### Assembly:

ST Rs, Ra, off

## Purpose:

To store a word to memory at an absolute address contained in a register, with a constant offset.

#### **Restrictions:**

If the long form is used, and off5[5:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[3:0]
else off ← sign_extend(off5)
addr ← mem[W|Ra] + off
temp ← mem[W|Rs]
mem[addr] ← temp
```

## 2.58 STI Store PC-relative with Immediate Offset

Encoding (short form):

|     | F | Е   | D | С | В | Α | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|-----|---|-----|---|---|---|---|----|---|---|---|---|----|----------------|---|---|---|
| STI |   | 011 |   | 0 | 1 |   | Rs |   |   |   |   | of | <del>f</del> 8 |   |   |   |

## Encoding (long form):

|      | F           | Е | D | С | В | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| EXTI | 110 ext13   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| STI  | 110   ext13 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

## Assembly:

STI Rs, off

### Purpose:

To store a word to memory at an address relative to PC with a constant offset.

#### **Restrictions:**

If the long form is used, and off8[8:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
addr ← PC + off
temp ← mem[W|Rs]
mem[addr] ← temp
```

## 2.59 STX Store External with Address in Register

Encoding (short form):

|     | F | Е   | D | С | В | A | 9  | 8 | 7 | 6  | 5 | 4 | 3 | 2    | 1 | 0 |
|-----|---|-----|---|---|---|---|----|---|---|----|---|---|---|------|---|---|
| STX |   | 010 |   | 1 | 1 |   | Rs |   |   | Ra |   |   |   | off5 |   |   |

## Encoding (long form):

|      | F | Е   | D | С | В | Α | 9  | 8 | 7  | 6    | 5 | 4 | 3 | 2    | 1 | 0 |
|------|---|-----|---|---|---|---|----|---|----|------|---|---|---|------|---|---|
| EXTI |   | 110 |   |   |   |   |    |   | ех | xt13 |   |   |   |      |   |   |
| STX  |   | 010 |   | 1 | 1 |   | Rs |   |    | Ra   |   |   |   | off5 |   |   |

#### Assembly:

STX Rs, Ra, off

## Purpose:

To complete a store cycle on external bus at an absolute address contained in a register, with a constant offset.

#### **Restrictions:**

If the long form is used, and off5[5:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off5[3:0]
else off ← sign_extend(off5)
addr ← mem[W|Ra] + off
temp ← mem[W|Rs]
ext[addr] ← temp
```

## 2.60 STXI Store External with Immediate Address

## Encoding (short form):

|      | F   | Е | D | С | В | Α | 9  | 8 | 7 | 6 | 5 | 4  | 3              | 2 | 1 | 0 |
|------|-----|---|---|---|---|---|----|---|---|---|---|----|----------------|---|---|---|
| STXI | 011 |   |   | 1 | 1 |   | Rs |   |   |   |   | of | <del>f</del> 8 |   |   |   |

## Encoding (long form):

|      | F           | Е   | D | С | В | A | 9  | 8 | 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|------|-------------|-----|---|---|---|---|----|---|---|---|---|----|----|---|---|---|
| EXTI | I 110 ext13 |     |   |   |   |   |    |   |   |   |   |    |    |   |   |   |
| STXI |             | 011 |   | 1 | 1 |   | Rs |   |   |   |   | of | f8 |   |   |   |

## Assembly:

STXI Rs, off

## Purpose:

To complete a store cycle on external bus at a constant absolute address.

#### **Restrictions:**

If the long form is used, and off5[5:3] are non-zero, the behavior is UNPREDICTABLE.

```
if (has_ext13)
then off ← ext13|off8[3:0]
else off ← sign_extend(off8)
temp ← mem[W|Rs]
ext[off] ← temp
```

## **Encoding:**

|     | F   | Ε | D | С | В | Α | 9                        | 8 | 7 | 6  | 5 | 4 | 3 | 2 | 1  | 0 |
|-----|-----|---|---|---|---|---|--------------------------|---|---|----|---|---|---|---|----|---|
| SUB | 000 |   |   | 0 | 1 |   | $\overline{\mathrm{Rd}}$ |   |   | Ra |   | 1 | 0 |   | Rb |   |

## Assembly:

SUB Rd, Ra, Rb

## Purpose:

To subtract 16-bit integers in registers.

#### **Restrictions:**

None.

```
opA ← mem[W|Ra]
opB ← mem[W|Rb]
res ← opA - opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← not res[16]
V ← (opA[15] = not opB[15]) and (opA[15] <> res[15])
```

## 2.62 SUBI

## Subtract Immediate

## Encoding (short form):

|      | F   | Е | D | С | В | A  | 9 | 8 | 7  | 6 | 5 | 4 | 3  | 2  | 1 | 0 |
|------|-----|---|---|---|---|----|---|---|----|---|---|---|----|----|---|---|
| SUBI | 001 |   | 0 | 1 |   | Rd |   |   | Ra |   | 1 | 0 | iı | mm | 3 |   |

## Encoding (long form):

|      | F   | Е   | D | С | В | A | 9  | 8 | 7  | 6   | 5 | 4 | 3 | 2  | 1  | 0 |
|------|-----|-----|---|---|---|---|----|---|----|-----|---|---|---|----|----|---|
| EXTI |     | 110 |   |   |   |   |    |   | ех | t13 |   |   |   |    |    |   |
| SUBI | 001 |     |   | 0 | 1 |   | Rd |   |    | Ra  |   | 1 | 0 | iı | mm | 3 |

## Assembly:

SUBI Rd, Ra, imm

### Purpose:

To subtract a constant from a 16-bit integer in a register.

#### **Restrictions:**

None.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_immediate(imm3)
res ← opA - opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← not res[16]
V ← (opA[15] = not opB[15]) and (opA[15] <> res[15])
```

## 2.63 XCHG

# **Exchange Registers**

## Assembly:

XCHG Ra, Rb

## Purpose:

To exchange the values of two registers.

#### **Restrictions:**

None.

#### Remarks:

The assembler does not translate any instructions for XCHG with identical Ra and Rb, and translates XCHG with any other register combination to

XOR Ra, Ra, Rb

XOR Rb, Rb, Ra

XOR Ra, Ra, Rb

## 2.64 XOR

# Bitwise XOR with Register

## **Encoding:**

|     | F   | Е | D | С | В | A  | 9 | 8 | 7  | 6 | 5 | 4 | 3 | 2  | 1 | 0 |
|-----|-----|---|---|---|---|----|---|---|----|---|---|---|---|----|---|---|
| XOR | 000 |   | 0 | 0 |   | Rd |   |   | Ra |   | 1 | 0 |   | Rb |   |   |

## Assembly:

XOR Rd, Ra, Rb

## Purpose:

To perform bitwise XOR between 16-bit integers in registers.

#### **Restrictions:**

None.

## Operation:

 $opA \leftarrow mem[W|Ra]$ 

 $opB \leftarrow mem[W|Rb]$ 

 $\texttt{res} \; \leftarrow \; \texttt{opA} \; \; \textbf{xor} \; \; \texttt{opB}$ 

 $mem[W|Rd] \leftarrow res$ 

 $Z \leftarrow res = 0$ 

 $S \leftarrow res[15]$ 

 $\mathsf{C} \; \leftarrow \; \textbf{UNDEFINED}$ 

 $V \leftarrow UNDEFINED$ 

## 2.65 XORI

## Bitwise XOR with Immediate

## Encoding (short form):

|      | F   | Е | D | С | В | A  | 9 | 8 | 7  | 6 | 5 | 4 | 3  | 2  | 1 | 0 |
|------|-----|---|---|---|---|----|---|---|----|---|---|---|----|----|---|---|
| XORI | 001 |   | 0 | 0 |   | Rd |   |   | Ra |   | 1 | 0 | iı | nm | 3 |   |

## Encoding (long form):

|      | F   | E   | D | С | В | A | 9  | 8 | 7  | 6    | 5 | 4 | 3 | 2  | 1  | 0 |
|------|-----|-----|---|---|---|---|----|---|----|------|---|---|---|----|----|---|
| EXTI |     | 110 |   |   |   |   |    |   | ех | ct13 |   |   |   |    |    |   |
| XORI | 001 |     |   | 0 | 0 |   | Rd |   |    | Ra   |   | 1 | 0 | iı | mm | 3 |

#### Assembly:

XORI Rd, Ra, imm

### Purpose:

To perform bitwise XOR between a constant and a 16-bit integer in a register.

#### **Restrictions:**

None.

```
opA ← mem[W|Ra]
if (has_ext13)
then opB ← ext13|imm3
else opB ← decode_immediate(imm3)
res ← opA xor opB
mem[W|Rd] ← res
Z ← res = 0
S ← res[15]
C ← UNDEFINED
V ← UNDEFINED
```