

Core 0

Core 1

Cache L1

Cache L1

Shared cache L2



Interconnect



DDR Memory Controller

DDR Memory