

T_{logic}

clock

start

cycle

sync

clk_{cmp}

rs-latch

async

clk_{cmp}

ready

rs-latch

reset time

alloted time for comparison

