
AES ENCRYPTION COPROCESSOR

Name	Luigi Pizzolito
Student No.	1820212015
Class	13222101
Department	School of Information & Electronics
Email	luigi.pizzolito@hotmail.com
Date	April 16, 2024



北京理工大学
BEIJING INSTITUTE OF TECHNOLOGY

Contents

1	RTL Design	1
1.1	System Design	1
1.2	Module Interconnects	1
2	RTL Implementation	3
2.1	Sub-Modules	3
2.1.1	Input Interface	3
2.1.1.1	Finite-State Machine Design	4
2.1.2	Round Keys Generator	5
2.1.3	Round Transformer	7
2.1.4	Output Interface	8
2.2	Top Module	9
2.2.1	AES Engine	9
3	RTL Simulation	11
3.1	Top Module: AES Engine	12
3.1.1	Waveforms	12
3.1.2	Console Output	16
3.2	Sub-Modules	17
3.2.1	Input Interface	17
3.2.1.1	Waveforms	17
3.2.2	Round Keys Generator	18
3.2.2.1	Waveforms	18
3.2.2.2	Console Output	18
3.2.3	Round Transformer	19
3.2.3.1	Waveforms	19
3.2.3.2	Console Output	19
3.2.4	Output Interface	20
3.2.4.1	Waveforms	20
3.2.4.2	Console Output	20
4	Debugging & Optimisation	21
4.1	Debugging	21
4.1.1	Round Keys Generator Algorithm	21

4.1.2	Round Transformer Algorithm	22
4.2	Optimisation	23
4.2.1	Checking for Round Keys Re-use	23
4.2.2	Concurrent Pipelining	23
5	RTL Synthesis	25
5.1	Preparing for Synthesis	25
5.2	Synthesis Results	25
5.2.1	Synthesis Schematics	25
5.2.1.1	Top Module	26
5.2.1.2	Input Interface	27
5.2.1.3	Round Keys Generator	28
5.2.1.4	Round Transformer	28
5.2.1.5	Output Interface	29
5.2.2	Synopsis Synthesis Reports	29
5.2.2.1	Area Report	29
5.2.2.2	Timing Report	29
5.2.2.3	Power Report	40
6	Verilog Code	42
6.1	Using IVerilog and GTKWave	42
6.2	Pre-Synthesis	43
6.2.1	Top Module	43
6.2.2	Input Interface	45
6.2.3	Round Keys Generator	47
6.2.4	Round Transformer	51
6.2.5	Output Interface	58
6.3	Synthesis Ready	60
6.3.1	Top Module	60
6.3.2	Input Interface	62
6.3.3	Round Keys Generator	64
6.3.4	Round Transformer	69
6.3.5	Output Interface	76
6.4	Testbench	79
6.4.1	Top Module	79
6.4.2	Input Interface	81
6.4.3	Round Keys Generator	82
6.4.4	Round Transformer	83
6.4.5	Output Interface	85

1. RTL Design

This section documents the RTL design of the system, such as the submodules and their interconnects.

1.1 System Design

Below is the system block diagram. We have four submodules, their data interconnects (solid arrows) and control signal interconnects (dashed arrows).




Figure 1.1: System block diagram

1.2 Module Interconnects

The `input_interface` and `output_interface` submodules handle the chip I/O (parallel-to-serial conversion) as well as the FSM used to process the input commands.

The `key_generator` generates the expanded round keys from the initial cipherkey, while the `round_transformer` performs the AES encryption and generates the ciphertext.

Note the design of the control signals, which are indicated by the dashed arrows. They signal when modules should start or when modules should reset (in addition to the `RST_` line). Clever design of these control signals allow pipelining of the next plaintext blocks to be encrypted, as later described in this report. Below is a detailed description of the function of each control signal:

- `key_start` signals that the key from `input_interface` is valid and `key_generator` may begin generating the round keys.

- `transformer_start` signals that the round keys have been generated and are valid and `round_transformer` may begin the encryption rounds.
- `transformer_done` signals that the encryption process is complete and ciphertext is valid. This signal accomplishes two tasks:
 - Signalling to the `output_interface` that ciphertext is valid and it can set `OK` and begin output.
 - Signalling to the `input_interface` that the encryption is complete and it may return from the start encryption state to the idle state (return to interface ready).
- `output_read` signals to the `round_transformer` that the ciphertext output was read, so it may reset its internal registers to be ready for the next plaintext encryption round.

2. RTL Implementation

This section describes the implementation details comprehensively and showcases the Verilog code used for the implementation.

2.1 Sub-Modules

Each module implementation from the system design is described in this section.

2.1.1 Input Interface

The input interface takes in a command (2-bit) determining the operation (idle, set plaintext, set key & start encryption). The data input is done in serial, one byte at a time.

This module outputs a 128-bit parallel plaintext and cipherkey to the `aes_engine` modules. As well as a ready output signal which goes high when the input interface is ready to accept commands.

The control signals for this module are as follows:

- `key_start` output signal to trigger the start of `aes_engine`.
- `transformer_done` input signal from `aes_engine` to determine when encryption is finished and this module can return from the start encrypt state to idle and reset its plaintext.

In order to simplify the implementation; some Verilog tasks are used for resetting the internal state & some control signals are automatically generated from the FSM state using `assign` statements (such as the `key_start` signal when the current state is the start encryption command, and we have received 16 bytes of plaintext and cipherkey).

2.1.1.1 Finite-State Machine Design

This logic is implemented via a finite-state machine (FSM), whose state depends on both the input command, the counter for the serial-to-parallel receiver & the state of the control signals. Below is the state transition diagram for this FSM:




Figure 2.1: FSM for the input interface.

The initial state is the S_ID idle state. Then we can see that the input command will determine the next state. In the set plaintext (S_SP) and the set key (S_SK) states, until 16 bytes have been received through the serial data in, the state does not return to idle. In the start encryption state, we issue the engine_start signal and wait for the engine_done signal before returning to idle.

2.1.2 Round Keys Generator

The round keys generator takes in the 128-bit cipherkey from the input interface and the `key_start` control signal; as this is the first step of the AES engine encryption process.

This module outputs eleven 128-bit parallel round keys (for rounds 0 (pre-round) to round 11). As well as a `transformer_start` control signal to initiate the encryption round transformer once all the keys are ready.

The control signals for this module are as follows:

- `key_start` input signal to trigger this module to start generating the round encryption keys.
- `transformer_start` output signal to start the `engine_round_transformer` module when the round keys have finished generating.

The logic is implemented via an algorithm which computes the round keys operating on one word (32 bits) at a time.

For $i = 0 \dots 4R - 1$:

$$W_i = \begin{cases} K_i & \text{if } i \leq N \\ W_{i-1} \oplus \text{SubWord}(\text{RotWord}(W_{i-1})) \oplus Rcon_i & \text{if } i \geq N \text{ and } i \equiv 0 \pmod{N} \\ W_{i-1} \oplus \text{SubWord}(W_{i-1}) & \text{if } i \geq N \text{ and } N > 6 \text{ and } i \equiv 4 \pmod{N} \\ W_{i-N} \oplus W_{i-1} & \text{otherwise.} \end{cases}$$

Where:

N = the length of the key in 32-bit words ().

K_0, K_1, \dots, K_{N-1} = the 32-bit words of the original key.

R = the number of round keys needed (11 for AES-128).

$W_0, W_1, \dots, W_{4R-1}$ = the 32-bit words of the expanded key.

$\text{RotWord}([b_0 \ b_1 \ b_2 \ b_3]) = [b_1 \ b_2 \ b_3 \ b_0]$

$\text{SubWord}([b_0 \ b_1 \ b_2 \ b_3]) = [\text{AES_SBOX}(b_0) \ \text{AES_SBOX}(b_1) \ \text{AES_SBOX}(b_2) \ \text{AES_SBOX}(b_3)]$

$Rcon_i = [rc_i \ 00_{16} \ 00_{16} \ 00_{16}]$

$$rc_i = \begin{cases} 1 & \text{if } i = 1 \\ 2 \cdot rc_{i-1} & \text{if } i > 1 \text{ and } rc_{i-1} < 80_{16} \\ (2 \cdot rc_{i-1}) \oplus 11B_{16} & \text{if } i > 1 \text{ and } rc_{i-1} \geq 80_{16} \end{cases} \quad (2.1)$$

This algorithm can be visualized in Figure 2.2.




Figure 2.2: AES Key Schedule

This is done with the array `reg [31:0] w[43:0]` which holds all the 44 words for the eleven 128-bit round keys. The counter `i` is used to unwrap the for loop to perform one iteration per clock cycle, taking a total of 44 clock cycles to compute all the keys and start the `engine_round_transformer` module.

Additionally, there is a check to see if the requested key expansion is the same as one that has just been previously computed. In this case, the computation is skipped and `transformer_start` is issued directly as the round keys are already ready.

In order to simplify the implementation:

- Some Verilog tasks are used for resetting the internal state.
- `$write` and `$display` are used to print the round keys to the console for debugging.
- `round_constant`, `rotword`, `subword`, `aes_sbox` functions are implemented to perform each step of the algorithm on a word at a time.

2.1.3 Round Transformer

The round transformer takes in the 128-bit plaintext from the input interface, all eleven round keys from `engine_key_generator` and the `transformer_start` control signal; as this is the last step of the AES engine encryption process.

This module outputs 128-bit parallel ciphertext. As well as a `transformer_done` control signal to indicate that the engine is done to the `output_interface` module and auto-reset other modules.

The control signals for this module are as follows:

- `transformer_start` input signal to trigger this module to start the encryption rounds.
- `transformer_done` output signal to indicate to `output_interface` that the ciphertext is ready and to reset other modules.
- `output_read` input signal from `output_interface` to indicate that the ciphertext output has been read and this module may now auto-reset.

The logic is implemented via the Rijndael algorithm for AES-128. Modified to to use the `aes_tbox` function which performs both `aes_sbox` and Gallois field multiplication for column mixing.

1. Pre-round:

1. Round key addition - each byte of the state is added with a byte of the pre-round key using bitwise XOR.

2. Nine Rounds:

1. **ShiftRow** - a transposition step where the last three rows of the state are shifted cyclically an increasing number of steps.

$$\begin{bmatrix} b_{1,1} & b_{2,1} & b_{3,1} & b_{4,1} \\ b_{1,2} & b_{2,2} & b_{3,2} & b_{4,2} \\ b_{1,3} & b_{2,3} & b_{3,3} & b_{4,3} \\ b_{1,4} & b_{2,4} & b_{3,4} & b_{4,4} \end{bmatrix} \Rightarrow \begin{bmatrix} b_{1,1} & b_{2,1} & b_{3,1} & b_{4,1} \\ b_{2,2} & b_{3,2} & b_{4,2} & b_{1,2} \\ b_{3,3} & b_{4,3} & b_{1,3} & b_{2,3} \\ b_{4,4} & b_{1,4} & b_{2,4} & b_{3,4} \end{bmatrix} \begin{matrix} \rightarrow 0 \text{ left-shift} \\ \rightarrow 1 \text{ left-shift} \\ \rightarrow 2 \text{ left-shift} \\ \rightarrow 3 \text{ left-shift} \end{matrix} \quad (2.2)$$

2. **MixCol** - a non-linear substitution step where each byte is replaced with another according to the `aes_sbox` lookup table. As well as a linear mixing operation which operates on the **columns** of the state, combining the four bytes in each column via matrix multiplication by a constant matrix:

$$\begin{bmatrix} c_0 \\ c_1 \\ c_2 \\ c_3 \end{bmatrix} = \begin{bmatrix} 02 & 03 & 01 & 01 \\ 01 & 02 & 03 & 01 \\ 01 & 01 & 02 & 03 \\ 03 & 01 & 01 & 02 \end{bmatrix} \times \begin{bmatrix} \text{SubWord}(c_0) \\ \text{SubWord}(c_1) \\ \text{SubWord}(c_2) \\ \text{SubWord}(c_3) \end{bmatrix} \quad (2.3)$$

Both of these steps are combined into a lookup table, the `aes_tbox`.

3. Round key addition.

3. Final round (total of 11 rounds):

1. `SubBytes` - a non-linear substitution step where each byte is replaced with another according to the `aes_sbox` lookup table.
2. `ShiftRow`
3. Round key addition.

The current state stored in `reg [127:0] state_block` and is scrambled step-by-step by the algorithm above. The counter `i` is used to unwrap the for loop to perform one encryption round per clock cycle, taking a total of 11 clock cycles to compute the ciphertext.

In order to simplify the implementation:

- Some Verilog tasks are used for resetting the internal state.
- `$write` and `$display` are used to print the current state to the console for debugging (see task `print_matrix`).
- `SubBytes`, `ShiftRow`, `rotword`, `MixCol`, `aes_sbox`, `aes_tbox` functions are implemented to perform each step of the algorithm on a word at a time.

2.1.4 Output Interface

The output interface takes in the 128-bit ciphertext from the `engine_round_transformer`. This module outputs the ciphertext in serial via an 8-bit `data_out`, as well as a `data_ok` signal.

The control signals for this module are as follows:

- `transformer_done` input signal from `aes_round_transformer` to determine that the encryption round transformer is done and the ciphertext input is valid.
- `data_ok` output signal goes high when the ciphertext is valid and it's 128-bits are being outputted through the 8-bit serial output, one byte per clock cycle.
- `output_read` output signal goes high when all 8 bytes of the 128-bit ciphertext have been outputted through the serial interface. Used to automatically reset the `aes_round_transformer`.

The logic is implemented with a counter `i` to convert the parallel ciphertext input to a serial output.

In order to simplify the implementation; some Verilog tasks are used for resetting the internal state.

2.2 Top Module

The top module is the `aes_engine` module, which includes all of the previous sub-modules and connects their control signals accordingly.

2.2.1 AES Engine

These are the steps to approach the implementation of the top module. First, we define the inputs and outputs of the top module:

1. `clk` and `rst_` for the input clock and active-low reset.
2. `din` 8-bit serial data input for setting plaintext and key.
3. `cmd` 2-bit command input for idle, set plaintext, set key & start encryption commands.
4. `dout` 8-bit serial data output for reading ciphertext.
5. `data_ok` output signal to indicate the `dout` is valid and outputting the currently requested ciphertext.

Second, we include each submodule:

1. `input_interface` to parse the input commands and control the rest of the module.
2. `engine_key_generator` to expand the input key using the AES key schedule to generate one 128-bit key for each encryption round.
3. `engine_round_transformer` to perform the encryption rounds using Rijndael.
4. `output_interface` to provide the output ciphertext in serial format.

Lastly, we interconnect the sub-modules with all the required control signals & interconnects as per the design:

- Interconnects:
 - `plain`
brings the plaintext from `input_interface` → `engine_round_transformer`.
 - `key`
brings the original key from `input_interface` → `engine_key_generator`.
 - `roundX_key`
brings each of the eleven round keys from
`engine_key_generator` → `engine_round_transformer`.
 - `cipher`
brings the final ciphertext from
`engine_round_transformer` → `output_interface`.
- Control Signals:

- `key_start`
this signal from `input_interface` tells `engine_key_generator` to begin generating the expanded round keys.
- `transformer_start`
this signal from `engine_key_generator` tells `engine_round_transformer` to begin the encryption rounds.
- `transformer_done`
this signal from `engine_round_transformer` tells other sub-modules that the encryption has finished and they may auto-reset their plaintexts.
- `output_read`
this signal from `output_interface` tells `engine_round_transformer` that the output has been read and it may auto-reset.

3. RTL Simulation

This section shows the waveforms and console output of the simulation of each module and the top module with the use of testbench.




Figure 3.3: Waveforms for aes_engine (Synthesis-Ready)

Above is the complete waveforms of the entire top module. We can see how the sub-loop counters are added in the synthesis-ready version and their effect on the number of clock cycles needed to complete encryption of one plaintext block.

Notice the yellow X-axis markers that were added for clarity. They indicate; when the setting of plaintext begins, when the setting of cipherkey begins, when the round key generation begins, when the encryption rounds themselves begin, when the output begins (and the next plaintext can be set), and when the next encryption cycle may begin.

3.1.2 Console Output

In the console output, we can see that all the information is printed using block formatting; all 11 round keys, the state of the block during each encryption round, and the final ciphertext output.

<pre> 1 ----- 2 Generating round keys for key ↳ 2475a2b33475568831e2120013aa5487 3 Pre-Round Key: 4 24 34 31 13 5 75 75 e2 aa 6 a2 56 12 54 7 b3 88 00 87 8 Round 1 Key: 9 89 bd 8c 9f 10 55 20 c2 68 11 b5 e3 f1 a5 12 ce 46 46 c1 13 Round 2 Key: 14 ce 73 ff 60 15 53 73 b1 d9 16 cd 2e df 7a 17 15 53 15 d4 18 Round 3 Key: 19 ff 8c 73 13 20 89 fa 4b 92 21 85 ab 74 0e 22 c5 96 83 57 23 Round 4 Key: 24 b8 34 47 54 25 22 d8 93 01 26 de 75 01 0f 27 b8 2e ad fa 28 Round 5 Key: 29 d4 e0 a7 f3 30 54 8c 1f 1e 31 f3 86 87 88 32 98 b6 1b e1 33 Round 6 Key: 34 86 66 c1 32 35 90 1c 03 1d 36 0b 8d 0a 82 37 95 23 38 d9 38 Round 7 Key: 39 62 04 c5 f7 </pre>	<pre> 40 83 9f 9c 81 41 3e b3 b9 3b 42 b6 95 ad 74 43 Round 8 Key: 44 ee ea 2f d8 45 61 fe 62 e3 46 ac 1f a6 9d 47 de 4b e6 92 48 Round 9 Key: 49 e4 0e 21 f9 50 3f c1 a3 40 51 e3 fc 5a c7 52 bf f4 12 80 53 Round 10 Key: 54 db d5 f4 0d 55 f9 38 9b db 56 2e d2 88 4f 57 26 d2 c0 40 58 ----- 59 ----- 60 Plaintext: 61 00 12 0c 08 62 04 04 00 23 63 12 12 13 19 64 14 00 11 19 65 Pre-Round State: 66 24 26 3d 1b 67 71 71 e2 89 68 b0 44 01 4d 69 a7 88 11 9e 70 Round 1 State: 71 ----- 72 6c 44 13 bd 73 b1 9e 46 35 74 c5 b5 f3 02 75 5d 87 fc 8c 76 Round 2 State: 77 ----- 78 1a 90 15 b2 79 66 09 1d fc 80 20 55 5a b2 </pre>
---	---

<pre> 81 2b cb 8c 3c 82 Round 3 State: 83 ----- 84 f6 7d a2 b0 85 1b 61 b4 b8 86 67 09 c9 45 87 4a 5c 51 09 88 Round 4 State: 89 ----- 90 ca e5 48 bb 91 d8 42 af 71 92 d1 ba 98 2d 93 4e 60 9e df 94 Round 5 State: 95 ----- 96 90 35 13 60 97 2c fb 82 3a 98 9e fc 61 ed 99 49 39 cb 47 100 Round 6 State: 101 ----- 102 18 0a b9 b5 103 64 68 6a fb 104 5a ef d7 79 105 8e b2 10 4d 106 Round 7 State: 107 ----- 108 01 63 f1 96 </pre>	<pre> 109 55 24 3a 62 110 f4 8a de 4d 111 cc ba 88 03 112 Round 8 State: 113 ----- 114 2a 34 d8 46 115 2d 6b a2 d6 116 51 64 cf 5a 117 87 a8 f8 28 118 Round 9 State: 119 ----- 120 0a d9 f1 3c 121 95 63 9f 35 122 2a 80 29 00 123 16 76 09 77 124 Round 10 State / Ciphertext: 125 ----- 126 bc e0 55 e6 127 02 e3 0d f1 128 8b b1 6d 82 129 d3 95 f8 41 130 ----- 131 Recieved ciphertext from ↳ output_interface: 132 bc e0 55 e6 133 02 e3 0d f1 134 8b b1 6d 82 135 d3 95 f8 41 </pre>
--	---

3.2 Sub-Modules

3.2.1 Input Interface

3.2.1.1 Waveforms

In the input interface waveforms, we can see; the command input, the current state of the FSM, the counters for the serial reception of the cipherkey and plaintext, as well as the input/output lines and control signals.




Figure 3.4: Waveforms for input_interface

There is no console output for this submodule.

3.2.2 Round Keys Generator

3.2.2.1 Waveforms

In the round keys generator waveforms, we can see; the input control signal to start generating the keys, the loop counter and tempword used to generate each round key sequentially, as well as the output round transformer start control signal.



Figure 3.5: Waveforms for engine_key_generator

3.2.2.2 Console Output

The console output for this module shows us the pre-round key, as well as each of the generated round keys.

1	Generating round keys for key	29	54 8c 1f 1e
	↪ 2475a2b33475568831e2120013aa5487	30	f3 86 87 88
2	Pre-Round Key:	31	98 b6 1b e1
3	24 34 31 13	32	Round 6 Key:
4	75 75 e2 aa	33	86 66 c1 32
5	a2 56 12 54	34	90 1c 03 1d
6	b3 88 00 87	35	0b 8d 0a 82
7	Round 1 Key:	36	95 23 38 d9
8	89 bd 8c 9f	37	Round 7 Key:
9	55 20 c2 68	38	62 04 c5 f7
10	b5 e3 f1 a5	39	83 9f 9c 81
11	ce 46 46 c1	40	3e b3 b9 3b
12	Round 2 Key:	41	b6 95 ad 74
13	ce 73 ff 60	42	Round 8 Key:
14	53 73 b1 d9	43	ee ea 2f d8
15	cd 2e df 7a	44	61 fe 62 e3
16	15 53 15 d4	45	ac 1f a6 9d
17	Round 3 Key:	46	de 4b e6 92
18	ff 8c 73 13	47	Round 9 Key:
19	89 fa 4b 92	48	e4 0e 21 f9
20	85 ab 74 0e	49	3f c1 a3 40
21	c5 96 83 57	50	e3 fc 5a c7
22	Round 4 Key:	51	bf f4 12 80
23	b8 34 47 54	52	Round 10 Key:
24	22 d8 93 01	53	db d5 f4 0d
25	de 75 01 0f	54	f9 38 9b db
26	b8 2e ad fa	55	2e d2 88 4f
27	Round 5 Key:	56	26 d2 c0 40
28	d4 e0 a7 f3	57	-----

3.2.3 Round Transformer

3.2.3.1 Waveforms

In the round transformer waveforms; we can see the input transformer start control signal, the loop counter for each encryption round, the current block state, the ciphertext output and the transformer done output control signal.




Figure 3.6: Waveforms for engine_round_transformer

3.2.3.2 Console Output

The console output shows us the plaintext and the state block after each encryption round.

1	Plaintext:	31	Round 5 State:
2	00 12 0c 08	32	90 35 13 60
3	04 04 00 23	33	2c fb 82 3a
4	12 12 13 19	34	9e fc 61 ed
5	14 00 11 19	35	49 39 cb 47
6	Pre-Round State:	36	Round 6 State:
7	24 26 3d 1b	37	18 0a b9 b5
8	71 71 e2 89	38	64 68 6a fb
9	b0 44 01 4d	39	5a ef d7 79
10	a7 88 11 9e	40	8e b2 10 4d
11	Round 1 State:	41	Round 7 State:
12	6c 44 13 bd	42	01 63 f1 96
13	b1 9e 46 35	43	55 24 3a 62
14	c5 b5 f3 02	44	f4 8a de 4d
15	5d 87 fc 8c	45	cc ba 88 03
16	Round 2 State:	46	Round 8 State:
17	1a 90 15 b2	47	2a 34 d8 46
18	66 09 1d fc	48	2d 6b a2 d6
19	20 55 5a b2	49	51 64 cf 5a
20	2b cb 8c 3c	50	87 a8 f8 28
21	Round 3 State:	51	Round 9 State:
22	f6 7d a2 b0	52	0a d9 f1 3c
23	1b 61 b4 b8	53	95 63 9f 35
24	67 09 c9 45	54	2a 80 29 00
25	4a 5c 51 09	55	16 76 09 77
26	Round 4 State:	56	Round 10 State / Ciphertext:
27	ca e5 48 bb	57	bc e0 55 e6
28	d8 42 af 71	58	02 e3 0d f1
29	d1 ba 98 2d	59	8b b1 6d 82
30	4e 60 9e df	60	d3 95 f8 41

3.2.4 Output Interface

3.2.4.1 Waveforms

In the output interface waveforms, we can see; the input transformer done control signal, the loop counter used to count the number of ciphertext output bits transmitted by serial, the output hold register that temporarily holds the data as it is shifted out, as well as the output control signals for data ok and output read done.




Figure 3.7: Waveforms for output_interface

3.2.4.2 Console Output

The console output for this module simply shows us the ciphertext received and outputted.

```
1 Recieved ciphertext from output_interface:
2 bc e0 55 e6
3 02 e3 0d f1
4 8b b1 6d 82
5 d3 95 f8 41
```

4. Debugging & Optimisation

Several notable points shall be mentioned of issues found during debugging and implementation considerations for optimisation.

4.1 Debugging

While debugging the system, the use of `$display` statement was very useful to see the variables quickly. However, both the round key generator and round transformer have many chained complex functions which caused difficulty in tracking down bugs.

4.1.1 Round Keys Generator Algorithm

Initially, an algorithm which computed each round key at once was implemented to generate the round keys. However, this did not port very well to Verilog and the bugs were too hard to iron out. The round keys generator was then re-implemented using the algorithm which sequentially computes the round keys, one word at a time (iterating over 44 words total). This was easier to implement as there were less multiple assignments of the same variable within one block execution and therefore could more easily be split up into separate steps to run as synthesisable Verilog code.

Some difficulties were encountered here, because in Verilog you are not allowed to use variables to address which bits of a register you are accessing. The indices must be constants at compile time. This means that for example; when printing each round key, we must only use a variable in the array index, not the byte access index:

```
98      $write("%02X %02X %02X %02X\n", w[((i/4)*4)] [31:24],  
    ↪   w[((i/4)*4)+1] [31:24], w[((i/4)*4)+2] [31:24],  
    ↪   w[((i/4)*4)+3] [31:24]);  
99      $write("%02X %02X %02X %02X\n", w[((i/4)*4)] [23:16],  
    ↪   w[((i/4)*4)+1] [23:16], w[((i/4)*4)+2] [23:16],  
    ↪   w[((i/4)*4)+3] [23:16]);  
100     $write("%02X %02X %02X %02X\n", w[((i/4)*4)] [15:8] ,  
    ↪   w[((i/4)*4)+1] [15:8] , w[((i/4)*4)+2] [15:8] , w[((i/4)*4)+3] [15:8]  
    ↪   );  
101     $write("%02X %02X %02X %02X\n", w[((i/4)*4)] [7:0] , w[((i/4)*4)+1] [7:0]  
    ↪   , w[((i/4)*4)+2] [7:0] , w[((i/4)*4)+3] [7:0] );
```

Additionally, we must use the append operator in order to assign these separate words to the 128-bit output key registers (4 words to one register):

```
103     round_keys[i/4] = {w[i-3], w[i-2], w[i-1], w[i]};
```


4.1.2 Round Transformer Algorithm

The round transformer submodule calls many different sub-functions, including; `SubBytes`, `ShiftRow`, `rotword`, `MixCol`, `aes_sbox` and `aes_tbox`. Which made this the hardest module to debug.

A great bug found was when using the `aes_tbox` function. This function returns the result of `aes_tbox` multiplied by 1, 2 or 3 over GF^8 . However the original implementation doesn't take the multiplier as a parameter and just returns all three 8-bit values as a 24-bit value. This is very confusing and not very useful at all. I re-implemented this function to take a multiplier parameter and return a single byte:

```
846 // where, for AES TBOX
847 // 03 = [23:16]
848 // 02 = [15:8]
849 // 01 = [7:0]
850 case (mult)
851   3: aes_tbox = full_tbox[23:16];
852   2: aes_tbox = full_tbox[15:8];
853   1: aes_tbox = full_tbox[7:0];
854 endcase
855 end
856 endfunction
```

This simplified the implementation of `MixCol` greatly, as now we can call `aes_tbox` as follows:

```
264 // Column 1
265 {
266   /*CM Row 1*/
267   {aes_tbox(input_block[127:120], 2) ^ aes_tbox(input_block[119:112], 3) ^
    ↪ aes_tbox(input_block[111:104], 1) ^ aes_tbox(input_block[103:96],
    ↪ 1)},
268   /*CM Row 2*/
269   {aes_tbox(input_block[127:120], 1) ^ aes_tbox(input_block[119:112], 2) ^
    ↪ aes_tbox(input_block[111:104], 3) ^ aes_tbox(input_block[103:96],
    ↪ 1)},
270   /*CM Row3*/
271   {aes_tbox(input_block[127:120], 1) ^ aes_tbox(input_block[119:112], 1) ^
    ↪ aes_tbox(input_block[111:104], 2) ^ aes_tbox(input_block[103:96],
    ↪ 3)},
272   /*CM Row4*/
273   {aes_tbox(input_block[127:120], 3) ^ aes_tbox(input_block[119:112], 1) ^
    ↪ aes_tbox(input_block[111:104], 1) ^ aes_tbox(input_block[103:96], 2)}
274 },
```

By specifying the multiplier for each call according to the column-mixing constant matrix.

However, this is where the biggest mistake was made. I had forgotten to modify the `aes_tbox` function to return 8 bytes instead of the original 24 bytes:

```
578 function [7:0] aes_tbox(input [7:0]in, input integer mult);
```

In Verilog, if you define a function to return more bytes than the value that you assign to the output of the function; the remaining bytes will be padded with 0. This meant that while

testing, the result of `aes_tbox` was always `8'b00000000` causing wrong results. It was only after fixing line 578 to return 8 bytes from `aes_tbox` that this bug was fixed and the whole module worked. Changing function `[23:0] aes_tbox` to the correct function `[7:0] aes_tbox`.

4.2 Optimisation

4.2.1 Checking for Round Keys Re-use

From the `aes_engine` RTL simulation waveform in Figure 3.3; we can see that generating the round keys takes much much longer than performing the encryption rounds, and usually the user will want to encrypt more than just one plaintext block (16 bytes) with the same key.

This means that we should optimise the design to allow for encrypting many plaintext blocks without needing to re-compute the round keys every single time. In the original design the `transformer_done` control signal as used to reset all the modules. However, this does not allow for the re-use of the round-keys. An optimisation was made so that `transformer_done` only resets the `input_interface` to its idle state but does not clear the contents of the round keys in `engine_keys_generator`. A further optimisation was done to allow pipelining.

4.2.2 Concurrent Pipelining

A design choice to allow for pipelining is the inclusion of the `output_read` control signal. This signal is sent from the `output_interface` to the `enging_round_transformer` so that it can clear its ciphertext to get ready to encrypt the next plaintext. By doing this, the `input_interface` can immediately return to idle and accept the next plaintext while the `engine_round_transformer` is cleared and the `output_interface` is still busy outputting the current ciphertext.

Additionally, the `engine_key_generator` submodule also checks if the requested key on `key_start` has already been computed, if yes, it skips the re-computation and immediately signals `transformer_start`:

```

72     if (key_start && !edgedetect_keystart) begin
73         // ? if the key is the same as the last computed key, dont recompute
74         // ? just issue transformer start
75         if (i > 43 && round_keys[0] == key_in) begin
76             // keys already computed
77             i <= 44;
78             $display("-----");
79             $display("Same key requested, skipping computation.");
80         end
81         else if (i == 0 || i>43) begin
82             // new key requested
83             i <= 0;
84             $display("-----");
85             $write("Generating round keys for key %032X\n", key_in);
86         end
87     end

```

Thanks to this design choice, it becomes possible to input the next plaintext at the same time as reading the last ciphertext. This allows for fast back-to-back encryption rounds of many plaintext blocks using the same cipherkey without the need to re-generate the round keys for optimum speed.

This is best illustrated by examining Figure 3.3. If we zoom into the section where the ciphertext is outputted and overlay the signals if we were to input the next plaintext during the output of the ciphertext:




Figure 4.1: Waveform for pipelining aes_engine

We can see that the input interface is ready to accept commands, the key generator still holds the roundkeys for the current cipherkey, and the round transformer has been reset. Allowing us to simultaneously read the last plaintext block's ciphertext and input the next plaintext block to be encrypted with the same cipherkey.

This means that, if we continuously read the ciphertext while inputting the next plaintext. Given that the encryption rounds take 94ns to compute, the theoretical maximum throughput is $1.063 \cdot 10^7$ plaintext blocks per second, or 162.328 MB/s.

5. RTL Synthesis

5.1 Preparing for Synthesis

In order to make sure the code compiled when performing synthesis using Synopsis, the following changes had to be made:

1. Use asynchronous assignments (`<=`) inside `always` blocks
2. Only assign one variable per execution of an `always @(posedge clk)` through the use of sub-loop counters (usually `i_i` and nested if statements)
3. Only assigning variables in a single `always @(posedge clk)` block (no `always` on edges of any other signals)

The first requirement brought no difficulties per se, however it's consequences lead to great complications. Since it means that variable values are assigned asynchronously at the end of the `always` block. Variables that are assigned and then immediately used will have the wrong value and those steps must be moved to the next execution of the block. Creating the need to break up every algorithm step requiring immediate assignment into sub-steps.

The second requirement in particular, greatly complicated the code. As before, assigning variables synchronously allowed a variable to be assigned multiple times and it's value reused within the same clock cycle. Now each variable may only be assigned once per clock cycle. In order to obey this, many modules needed sub-loop counters implemented using `i_i` and nested if statements. This means that not only must we write more logic to keep track of the current step of the algorithm, but also, the code runs `i_i` times slower; as a step that took one cycle before now takes `i_i` clock cycles in order to step through each asynchronous assignment. Generally, as `i_i` had usually four steps, this made the design four times slower.

The third requirement, complicated the code. As blocks could not be run triggered by the edge of a control or reset signal. All the control signals have to be checked for with nested if statements inside of the main `always @(posedge clk)` block.

This means that for some signals such as `key_start` an **edge detector** had to be programmed; where we store the last value of `key_start` in the variable `edgedetect_keystart` and use a comparison to detect if a positive edge (`key_start && !edgedetect_keystart`) or negative edge (`!key_start && edgedetect_keystart`) occurred at the clock pulse.

5.2 Synthesis Results

5.2.1 Synthesis Schematics

Below are the resulting logic gate schematics when the Synopsis synthesis result is opened with DesignVision.

5.2.1.1 Top Module

First we can see the topmost chip `TOP_PAD_opt` and its input and output pins:



Figure 5.1: Schematic of `TOP_PAD_opt`

Viewing the insides of this module, we can see the pin drivers and how they connect to `chip_core`:




Figure 5.2: Schematic of inside of `TOP_PAD_opt`

Entering the `chip_core` submodule, we can see another layer of input/output drivers:




Figure 5.3: Schematic of inside of chip_core

Here we see how our submodules are connected:




Figure 5.4: Schematic of inside of chip_core submodules

5.2.1.2 Input Interface

Below is the schematic for the `input_interface` module:




Figure 5.5: Schematic of input_interface

5.2.1.3 Round Keys Generator

Below is the schematic for the `engine_key_generator` module:




Figure 5.6: Schematic of engine_key_generator

Note that there are so many cyan wires, that the numerous green logic gates are too small to be seen without zooming in.

5.2.1.4 Round Transformer

Below is the schematic for the `engine_round_transformer` module:




Figure 5.7: Schematic of engine_round_transformer

Note that there are so many cyan wires, that the numerous green logic gates are too small to be seen without zooming in.

5.2.1.5 Output Interface

Below is the schematic for the `output_interface` module:




Figure 5.8: Schematic of output_interface

5.2.2 Synopsis Synthesis Reports

5.2.2.1 Area Report

```
1
2 *****
3 Report : area
4 Design : TOP_PAD_opt
5 Version: 0-2018.06-SP1
6 Date   : Fri Apr  5 01:05:05 2024
7 *****
8
9 Library(s) Used:
10
11     slow (File: /opt/tech_lib/smic180/digital/sc/synopsys/slow.db)
12     SP018N_V1p0_typ (File:
13         ↪ /opt/tech_lib/smic180/digital/io/synopsys/SP018N_V1p0_typ.db)
14
15 Number of ports:                3928
16 Number of nets:                 36252
17 Number of cells:                31980
18 Number of combinational cells:  27033
19 Number of sequential cells:     4941
20 Number of macros/black boxes:   0
21 Number of buf/inv:              4075
22 Number of references:           3
23
24 Combinational area:             613029.406203
25 Buf/Inv area:                   213821.485530
26 Noncombinational area:         271304.514019
27 Macro/Black Box area:          0.000000
28 Net Interconnect area:         21161345.245010
29
30 Total cell area:                884333.920222
31 Total area:                    22045679.165233
32 1
```

5.2.2.2 Timing Report

```
1
2 *****
3 Report : timing
4         -path full
5         -delay max
```



```

6         -nworst 10
7         -max_paths 10
8 Design : TOP_PAD_opt
9 Version: 0-2018.06-SP1
10 Date   : Fri Apr 5 01:05:05 2024
11 *****
12
13 # A fanout number of 1000 was used for high fanout net computations.
14
15 Operating Conditions: slow Library: slow
16 Wire Load Model Mode: top
17
18 Startpoint: chip_core/transformer_module/i_reg[1]
19             (rising edge-triggered flip-flop clocked by clk)
20 Endpoint:  chip_core/transformer_module/state_block_reg[25]
21             (rising edge-triggered flip-flop clocked by clk)
22 Path Group: clk
23 Path Type: max
24
25 Des/Clust/Port      Wire Load Model      Library
26 -----
27 TOP_PAD_opt         smic18_wl50          slow
28
29 Point                                     Incr      Path
30 -----
31 clock clk (rise edge)                    0.00      0.00
32 clock network delay (ideal)              3.00      3.00
33 chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) 0.00 # 3.00 r
34 chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) 2.11      5.11 r
35 chip_core/transformer_module/U273/Y (OR3XL)      1.37      6.48 r
36 chip_core/transformer_module/U9848/Y (INVX1)     0.87      7.35 f
37 chip_core/transformer_module/U3923/Y (INVX1)     1.02      8.37 r
38 chip_core/transformer_module/U1039/Y (CLKINX3)   1.61      9.99 f
39 chip_core/transformer_module/U14882/Y (NAND2X1)  1.65     11.64 r
40 chip_core/transformer_module/U9846/Y (NAND2X1)   1.18     12.82 f
41 chip_core/transformer_module/U3921/Y (INVX1)     1.51     14.33 r
42 chip_core/transformer_module/U9845/Y (NAND2X1)   0.88     15.21 f
43 chip_core/transformer_module/U3922/Y (INVX1)     1.49     16.70 r
44 chip_core/transformer_module/U1037/Y (CLKINX3)   2.26     18.95 f
45 chip_core/transformer_module/U3920/Y (OAI21XL)   1.86     20.81 r
46 chip_core/transformer_module/U941/Y (OAI21X1)    0.65     21.46 f
47 chip_core/transformer_module/U9837/Y (OAI211X1)  1.62     23.08 r
48 chip_core/transformer_module/U9836/Y (INVX1)     1.78     24.86 f
49 chip_core/transformer_module/U1014/Y (INVX1)     1.57     26.42 r
50 chip_core/transformer_module/U3907/Y (AND2X2)    0.77     27.20 r
51 chip_core/transformer_module/U9835/Y (NAND2X1)   1.63     28.83 f
52 chip_core/transformer_module/U3911/Y (INVX1)     2.40     31.23 r
53 chip_core/transformer_module/U1016/Y (INVX1)     1.85     33.08 f
54 chip_core/transformer_module/U631/Y (INVX1)      2.29     35.37 r
55 chip_core/transformer_module/U630/Y (INVX1)      1.86     37.24 f
56 chip_core/transformer_module/U609/Y (INVX1)      2.30     39.54 r
57 chip_core/transformer_module/U11727/Y (AOI32X1)  0.90     40.44 f
58 chip_core/transformer_module/U11725/Y (OAI221XL) 0.84     41.28 r
59 chip_core/transformer_module/state_block_reg[25]/D (DFFHQX1) 0.00     41.28 r
60
61 data arrival time                          41.28
62
63 clock clk (rise edge)                    40.00     40.00

```

```

64 clock network delay (ideal) 3.00 43.00
65 clock uncertainty -1.30 41.70
66 chip_core/transformer_module/state_block_reg[25]/CK (DFFHQX1)
67 0.00 41.70 r
68 library setup time -0.23 41.47
69 data required time 41.47
70 -----
71 data required time 41.47
72 data arrival time -41.28
73 -----
74 slack (MET) 0.19
75
76
77 Startpoint: chip_core/transformer_module/i_reg[1]
78 (rising edge-triggered flip-flop clocked by clk)
79 Endpoint: chip_core/transformer_module/state_block_reg[123]
80 (rising edge-triggered flip-flop clocked by clk)
81 Path Group: clk
82 Path Type: max
83
84 Des/Clust/Port Wire Load Model Library
85 -----
86 TOP_PAD_opt smic18_wl50 slow
87
88 Point Incr Path
89 -----
90 clock clk (rise edge) 0.00 0.00
91 clock network delay (ideal) 3.00 3.00
92 chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) 0.00 # 3.00 r
93 chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) 2.11 5.11 r
94 chip_core/transformer_module/U273/Y (OR3XL) 1.37 6.48 r
95 chip_core/transformer_module/U9848/Y (INVX1) 0.87 7.35 f
96 chip_core/transformer_module/U3923/Y (INVX1) 1.02 8.37 r
97 chip_core/transformer_module/U1039/Y (CLKINVX3) 1.61 9.99 f
98 chip_core/transformer_module/U14882/Y (NAND2X1) 1.65 11.64 r
99 chip_core/transformer_module/U9846/Y (NAND2X1) 1.18 12.82 f
100 chip_core/transformer_module/U3921/Y (INVX1) 1.51 14.33 r
101 chip_core/transformer_module/U9845/Y (NAND2X1) 0.88 15.21 f
102 chip_core/transformer_module/U3922/Y (INVX1) 1.49 16.70 r
103 chip_core/transformer_module/U1037/Y (CLKINVX3) 2.26 18.95 f
104 chip_core/transformer_module/U3920/Y (OAI21XL) 1.86 20.81 r
105 chip_core/transformer_module/U941/Y (OAI21X1) 0.65 21.46 f
106 chip_core/transformer_module/U9837/Y (OAI211X1) 1.62 23.08 r
107 chip_core/transformer_module/U9836/Y (INVX1) 1.78 24.86 f
108 chip_core/transformer_module/U1014/Y (INVX1) 1.57 26.42 r
109 chip_core/transformer_module/U3907/Y (AND2X2) 0.77 27.20 r
110 chip_core/transformer_module/U9835/Y (NAND2X1) 1.63 28.83 f
111 chip_core/transformer_module/U3911/Y (INVX1) 2.40 31.23 r
112 chip_core/transformer_module/U1016/Y (INVX1) 1.85 33.08 f
113 chip_core/transformer_module/U631/Y (INVX1) 2.29 35.37 r
114 chip_core/transformer_module/U630/Y (INVX1) 1.86 37.24 f
115 chip_core/transformer_module/U609/Y (INVX1) 2.30 39.54 r
116 chip_core/transformer_module/U11771/Y (AOI32X1) 0.90 40.44 f
117 chip_core/transformer_module/U11769/Y (OAI221XL) 0.84 41.28 r
118 chip_core/transformer_module/state_block_reg[123]/D (DFFHQX1)
119 0.00 41.28 r
120 data arrival time 41.28
121

```

```

122 clock clk (rise edge) 40.00 40.00
123 clock network delay (ideal) 3.00 43.00
124 clock uncertainty -1.30 41.70
125 chip_core/transformer_module/state_block_reg[123]/CK (DFFHQX1)
126 0.00 41.70 r
127 library setup time -0.23 41.47
128 data required time 41.47
129 -----
130 data required time 41.47
131 data arrival time -41.28
132 -----
133 slack (MET) 0.19
134
135
136 Startpoint: chip_core/transformer_module/i_reg[1]
137 (rising edge-triggered flip-flop clocked by clk)
138 Endpoint: chip_core/transformer_module/state_block_reg[124]
139 (rising edge-triggered flip-flop clocked by clk)
140 Path Group: clk
141 Path Type: max
142
143 Des/Clust/Port Wire Load Model Library
144 -----
145 TOP_PAD_opt smic18_wl50 slow
146
147 Point Incr Path
148 -----
149 clock clk (rise edge) 0.00 0.00
150 clock network delay (ideal) 3.00 3.00
151 chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) 0.00 # 3.00 r
152 chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) 2.11 5.11 r
153 chip_core/transformer_module/U273/Y (OR3XL) 1.37 6.48 r
154 chip_core/transformer_module/U9848/Y (INVX1) 0.87 7.35 f
155 chip_core/transformer_module/U3923/Y (INVX1) 1.02 8.37 r
156 chip_core/transformer_module/U1039/Y (CLKINVX3) 1.61 9.99 f
157 chip_core/transformer_module/U14882/Y (NAND2X1) 1.65 11.64 r
158 chip_core/transformer_module/U9846/Y (NAND2X1) 1.18 12.82 f
159 chip_core/transformer_module/U3921/Y (INVX1) 1.51 14.33 r
160 chip_core/transformer_module/U9845/Y (NAND2X1) 0.88 15.21 f
161 chip_core/transformer_module/U3922/Y (INVX1) 1.49 16.70 r
162 chip_core/transformer_module/U1037/Y (CLKINVX3) 2.26 18.95 f
163 chip_core/transformer_module/U3920/Y (OAI21XL) 1.86 20.81 r
164 chip_core/transformer_module/U941/Y (OAI21X1) 0.65 21.46 f
165 chip_core/transformer_module/U9837/Y (OAI211X1) 1.62 23.08 r
166 chip_core/transformer_module/U9836/Y (INVX1) 1.78 24.86 f
167 chip_core/transformer_module/U1014/Y (INVX1) 1.57 26.42 r
168 chip_core/transformer_module/U3907/Y (AND2X2) 0.77 27.20 r
169 chip_core/transformer_module/U9835/Y (NAND2X1) 1.63 28.83 f
170 chip_core/transformer_module/U3911/Y (INVX1) 2.40 31.23 r
171 chip_core/transformer_module/U1016/Y (INVX1) 1.85 33.08 f
172 chip_core/transformer_module/U631/Y (INVX1) 2.29 35.37 r
173 chip_core/transformer_module/U630/Y (INVX1) 1.86 37.24 f
174 chip_core/transformer_module/U610/Y (INVX1) 2.30 39.54 r
175 chip_core/transformer_module/U11767/Y (AOI32X1) 0.90 40.44 f
176 chip_core/transformer_module/U11765/Y (OAI221XL) 0.84 41.28 r
177 chip_core/transformer_module/state_block_reg[124]/D (DFFHQX1)
178 0.00 41.28 r
179 data arrival time 41.28

```

```

180
181 clock clk (rise edge) 40.00 40.00
182 clock network delay (ideal) 3.00 43.00
183 clock uncertainty -1.30 41.70
184 chip_core/transformer_module/state_block_reg[124]/CK (DFFHQX1)
185 0.00 41.70 r
186 library setup time -0.23 41.47
187 data required time 41.47
188 -----
189 data required time 41.47
190 data arrival time -41.28
191 -----
192 slack (MET) 0.19
193
194
195 Startpoint: chip_core/transformer_module/i_reg[1]
196 (rising edge-triggered flip-flop clocked by clk)
197 Endpoint: chip_core/transformer_module/state_block_reg[126]
198 (rising edge-triggered flip-flop clocked by clk)
199 Path Group: clk
200 Path Type: max
201
202 Des/Clust/Port Wire Load Model Library
203 -----
204 TOP_PAD_opt smic18_wl50 slow
205
206 Point Incr Path
207 -----
208 clock clk (rise edge) 0.00 0.00
209 clock network delay (ideal) 3.00 3.00
210 chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) 0.00 # 3.00 r
211 chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) 2.11 5.11 r
212 chip_core/transformer_module/U273/Y (OR3XL) 1.37 6.48 r
213 chip_core/transformer_module/U9848/Y (INVX1) 0.87 7.35 f
214 chip_core/transformer_module/U3923/Y (INVX1) 1.02 8.37 r
215 chip_core/transformer_module/U1039/Y (CLKINX3) 1.61 9.99 f
216 chip_core/transformer_module/U14882/Y (NAND2X1) 1.65 11.64 r
217 chip_core/transformer_module/U9846/Y (NAND2X1) 1.18 12.82 f
218 chip_core/transformer_module/U3921/Y (INVX1) 1.51 14.33 r
219 chip_core/transformer_module/U9845/Y (NAND2X1) 0.88 15.21 f
220 chip_core/transformer_module/U3922/Y (INVX1) 1.49 16.70 r
221 chip_core/transformer_module/U1037/Y (CLKINX3) 2.26 18.95 f
222 chip_core/transformer_module/U3920/Y (OAI21XL) 1.86 20.81 r
223 chip_core/transformer_module/U941/Y (OAI21X1) 0.65 21.46 f
224 chip_core/transformer_module/U9837/Y (OAI211X1) 1.62 23.08 r
225 chip_core/transformer_module/U9836/Y (INVX1) 1.78 24.86 f
226 chip_core/transformer_module/U1014/Y (INVX1) 1.57 26.42 r
227 chip_core/transformer_module/U3907/Y (AND2X2) 0.77 27.20 r
228 chip_core/transformer_module/U9835/Y (NAND2X1) 1.63 28.83 f
229 chip_core/transformer_module/U3911/Y (INVX1) 2.40 31.23 r
230 chip_core/transformer_module/U1016/Y (INVX1) 1.85 33.08 f
231 chip_core/transformer_module/U631/Y (INVX1) 2.29 35.37 r
232 chip_core/transformer_module/U630/Y (INVX1) 1.86 37.24 f
233 chip_core/transformer_module/U608/Y (INVX1) 2.30 39.54 r
234 chip_core/transformer_module/U11763/Y (AOI32X1) 0.90 40.44 f
235 chip_core/transformer_module/U11761/Y (OAI221XL) 0.84 41.28 r
236 chip_core/transformer_module/state_block_reg[126]/D (DFFX2)
237 0.00 41.28 r

```

```

238 data arrival time 41.28
239
240 clock clk (rise edge) 40.00 40.00
241 clock network delay (ideal) 3.00 43.00
242 clock uncertainty -1.30 41.70
243 chip_core/transformer_module/state_block_reg[126]/CK (DFFX2)
244 0.00 41.70 r
245 library setup time -0.21 41.49
246 data required time 41.49
247 -----
248 data required time 41.49
249 data arrival time -41.28
250 -----
251 slack (MET) 0.21
252
253
254 Startpoint: chip_core/transformer_module/i_reg[1]
255 (rising edge-triggered flip-flop clocked by clk)
256 Endpoint: chip_core/transformer_module/state_block_reg[125]
257 (rising edge-triggered flip-flop clocked by clk)
258 Path Group: clk
259 Path Type: max
260
261 Des/Clust/Port Wire Load Model Library
262 -----
263 TOP_PAD_opt smic18_wl50 slow
264
265 Point Incr Path
266 -----
267 clock clk (rise edge) 0.00 0.00
268 clock network delay (ideal) 3.00 3.00
269 chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) 0.00 # 3.00 r
270 chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) 2.11 5.11 r
271 chip_core/transformer_module/U273/Y (OR3XL) 1.37 6.48 r
272 chip_core/transformer_module/U9848/Y (INVX1) 0.87 7.35 f
273 chip_core/transformer_module/U3923/Y (INVX1) 1.02 8.37 r
274 chip_core/transformer_module/U1039/Y (CLKINX3) 1.61 9.99 f
275 chip_core/transformer_module/U14882/Y (NAND2X1) 1.65 11.64 r
276 chip_core/transformer_module/U9846/Y (NAND2X1) 1.18 12.82 f
277 chip_core/transformer_module/U3921/Y (INVX1) 1.51 14.33 r
278 chip_core/transformer_module/U9845/Y (NAND2X1) 0.88 15.21 f
279 chip_core/transformer_module/U3922/Y (INVX1) 1.49 16.70 r
280 chip_core/transformer_module/U1037/Y (CLKINX3) 2.26 18.95 f
281 chip_core/transformer_module/U3920/Y (OAI21XL) 1.86 20.81 r
282 chip_core/transformer_module/U941/Y (OAI21X1) 0.65 21.46 f
283 chip_core/transformer_module/U9837/Y (OAI211X1) 1.62 23.08 r
284 chip_core/transformer_module/U9836/Y (INVX1) 1.78 24.86 f
285 chip_core/transformer_module/U1014/Y (INVX1) 1.57 26.42 r
286 chip_core/transformer_module/U3907/Y (AND2X2) 0.77 27.20 r
287 chip_core/transformer_module/U9835/Y (NAND2X1) 1.63 28.83 f
288 chip_core/transformer_module/U3911/Y (INVX1) 2.40 31.23 r
289 chip_core/transformer_module/U1016/Y (INVX1) 1.85 33.08 f
290 chip_core/transformer_module/U631/Y (INVX1) 2.29 35.37 r
291 chip_core/transformer_module/U630/Y (INVX1) 1.86 37.24 f
292 chip_core/transformer_module/U610/Y (INVX1) 2.30 39.54 r
293 chip_core/transformer_module/U11775/Y (AOI32X1) 0.90 40.44 f
294 chip_core/transformer_module/U11773/Y (OAI221XL) 0.83 41.28 r
295 chip_core/transformer_module/state_block_reg[125]/D (DFFX1)

```

```

296                                     0.00      41.28 r
297 data arrival time                                     41.28
298
299 clock clk (rise edge)                             40.00      40.00
300 clock network delay (ideal)                       3.00      43.00
301 clock uncertainty                                 -1.30      41.70
302 chip_core/transformer_module/state_block_reg[125]/CK (DFFX1)
303                                     0.00      41.70 r
304 library setup time                                -0.20      41.50
305 data required time                                 41.50
306 -----
307 data required time                                 41.50
308 data arrival time                                 -41.28
309 -----
310 slack (MET)                                       0.22
311
312
313 Startpoint: chip_core/transformer_module/i_reg[1]
314             (rising edge-triggered flip-flop clocked by clk)
315 Endpoint: chip_core/transformer_module/state_block_reg[127]
316           (rising edge-triggered flip-flop clocked by clk)
317 Path Group: clk
318 Path Type: max
319
320 Des/Clust/Port      Wire Load Model      Library
321 -----
322 TOP_PAD_opt         smic18_wl50          slow
323
324 Point                                     Incr      Path
325 -----
326 clock clk (rise edge)                     0.00      0.00
327 clock network delay (ideal)               3.00      3.00
328 chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) 0.00 # 3.00 r
329 chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) 2.11      5.11 r
330 chip_core/transformer_module/U273/Y (OR3XL)      1.37      6.48 r
331 chip_core/transformer_module/U9848/Y (INVX1)     0.87      7.35 f
332 chip_core/transformer_module/U3923/Y (INVX1)     1.02      8.37 r
333 chip_core/transformer_module/U1039/Y (CLKINX3)   1.61      9.99 f
334 chip_core/transformer_module/U14882/Y (NAND2X1) 1.65     11.64 r
335 chip_core/transformer_module/U9846/Y (NAND2X1) 1.18     12.82 f
336 chip_core/transformer_module/U3921/Y (INVX1)     1.51     14.33 r
337 chip_core/transformer_module/U9845/Y (NAND2X1) 0.88     15.21 f
338 chip_core/transformer_module/U3922/Y (INVX1)     1.49     16.70 r
339 chip_core/transformer_module/U1037/Y (CLKINX3)   2.26     18.95 f
340 chip_core/transformer_module/U3920/Y (OAI21XL)   1.86     20.81 r
341 chip_core/transformer_module/U941/Y (OAI21X1)   0.65     21.46 f
342 chip_core/transformer_module/U9837/Y (OAI211X1) 1.62     23.08 r
343 chip_core/transformer_module/U9836/Y (INVX1)     1.78     24.86 f
344 chip_core/transformer_module/U1014/Y (INVX1)     1.57     26.42 r
345 chip_core/transformer_module/U3907/Y (AND2X2)    0.77     27.20 r
346 chip_core/transformer_module/U9835/Y (NAND2X1) 1.63     28.83 f
347 chip_core/transformer_module/U3911/Y (INVX1)     2.40     31.23 r
348 chip_core/transformer_module/U1016/Y (INVX1)     1.85     33.08 f
349 chip_core/transformer_module/U631/Y (INVX1)      2.29     35.37 r
350 chip_core/transformer_module/U630/Y (INVX1)      1.86     37.24 f
351 chip_core/transformer_module/U608/Y (INVX1)      2.30     39.54 r
352 chip_core/transformer_module/U11759/Y (AOI32X1) 0.90     40.44 f
353 chip_core/transformer_module/U11757/Y (OAI221XL) 0.83     41.28 r

```



```

354 chip_core/transformer_module/state_block_reg[127]/D (DFFX1)
355 0.00 41.28 r
356 data arrival time 41.28
357
358 clock clk (rise edge) 40.00 40.00
359 clock network delay (ideal) 3.00 43.00
360 clock uncertainty -1.30 41.70
361 chip_core/transformer_module/state_block_reg[127]/CK (DFFX1)
362 0.00 41.70 r
363 library setup time -0.20 41.50
364 data required time 41.50
365 -----
366 data required time 41.50
367 data arrival time -41.28
368 -----
369 slack (MET) 0.22
370
371
372 Startpoint: chip_core/transformer_module/i_reg[1]
373 (rising edge-triggered flip-flop clocked by clk)
374 Endpoint: chip_core/transformer_module/state_block_reg[122]
375 (rising edge-triggered flip-flop clocked by clk)
376 Path Group: clk
377 Path Type: max
378
379 Des/Clust/Port Wire Load Model Library
380 -----
381 TOP_PAD_opt smic18_wl50 slow
382
383 Point Incr Path
384 -----
385 clock clk (rise edge) 0.00 0.00
386 clock network delay (ideal) 3.00 3.00
387 chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) 0.00 # 3.00 r
388 chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) 2.11 5.11 r
389 chip_core/transformer_module/U273/Y (OR3XL) 1.37 6.48 r
390 chip_core/transformer_module/U9848/Y (INVX1) 0.87 7.35 f
391 chip_core/transformer_module/U3923/Y (INVX1) 1.02 8.37 r
392 chip_core/transformer_module/U1039/Y (CLKINVX3) 1.61 9.99 f
393 chip_core/transformer_module/U14882/Y (NAND2X1) 1.65 11.64 r
394 chip_core/transformer_module/U9846/Y (NAND2X1) 1.18 12.82 f
395 chip_core/transformer_module/U3921/Y (INVX1) 1.51 14.33 r
396 chip_core/transformer_module/U9845/Y (NAND2X1) 0.88 15.21 f
397 chip_core/transformer_module/U3922/Y (INVX1) 1.49 16.70 r
398 chip_core/transformer_module/U1037/Y (CLKINVX3) 2.26 18.95 f
399 chip_core/transformer_module/U3920/Y (OAI21XL) 1.86 20.81 r
400 chip_core/transformer_module/U941/Y (OAI21X1) 0.65 21.46 f
401 chip_core/transformer_module/U9837/Y (OAI211X1) 1.62 23.08 r
402 chip_core/transformer_module/U9836/Y (INVX1) 1.78 24.86 f
403 chip_core/transformer_module/U1014/Y (INVX1) 1.57 26.42 r
404 chip_core/transformer_module/U3907/Y (AND2X2) 0.77 27.20 r
405 chip_core/transformer_module/U9835/Y (NAND2X1) 1.63 28.83 f
406 chip_core/transformer_module/U3911/Y (INVX1) 2.40 31.23 r
407 chip_core/transformer_module/U1016/Y (INVX1) 1.85 33.08 f
408 chip_core/transformer_module/U631/Y (INVX1) 2.29 35.37 r
409 chip_core/transformer_module/U630/Y (INVX1) 1.86 37.24 f
410 chip_core/transformer_module/U609/Y (INVX1) 2.30 39.54 r
411 chip_core/transformer_module/U11755/Y (AOI32X1) 0.90 40.44 f

```

```

412 chip_core/transformer_module/U11753/Y (OAI221XL)          0.83      41.28 r
413 chip_core/transformer_module/state_block_reg[122]/D (DFFX1)
414                                          0.00      41.28 r
415 data arrival time                                          41.28
416
417 clock clk (rise edge)                                40.00      40.00
418 clock network delay (ideal)                          3.00      43.00
419 clock uncertainty                                      -1.30      41.70
420 chip_core/transformer_module/state_block_reg[122]/CK (DFFX1)
421                                          0.00      41.70 r
422 library setup time                                    -0.20      41.50
423 data required time                                      41.50
424 -----
425 data required time                                      41.50
426 data arrival time                                     -41.28
427 -----
428 slack (MET)                                           0.22
429
430
431 Startpoint: chip_core/transformer_module/i_reg[1]
432             (rising edge-triggered flip-flop clocked by clk)
433 Endpoint: chip_core/transformer_module/state_block_reg[58]
434           (rising edge-triggered flip-flop clocked by clk)
435 Path Group: clk
436 Path Type: max
437
438 Des/Clust/Port      Wire Load Model      Library
439 -----
440 TOP_PAD_opt         smic18_wl50             slow
441
442 Point                                          Incr      Path
443 -----
444 clock clk (rise edge)                        0.00      0.00
445 clock network delay (ideal)                  3.00      3.00
446 chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) 0.00 # 3.00 r
447 chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) 2.11      5.11 r
448 chip_core/transformer_module/U273/Y (OR3XL)      1.37      6.48 r
449 chip_core/transformer_module/U9848/Y (INVX1)      0.87      7.35 f
450 chip_core/transformer_module/U3923/Y (INVX1)      1.02      8.37 r
451 chip_core/transformer_module/U1039/Y (CLKINX3)    1.61      9.99 f
452 chip_core/transformer_module/U14882/Y (NAND2X1)   1.65     11.64 r
453 chip_core/transformer_module/U9846/Y (NAND2X1)   1.18     12.82 f
454 chip_core/transformer_module/U3921/Y (INVX1)      1.51     14.33 r
455 chip_core/transformer_module/U9845/Y (NAND2X1)   0.88     15.21 f
456 chip_core/transformer_module/U3922/Y (INVX1)      1.49     16.70 r
457 chip_core/transformer_module/U1037/Y (CLKINX3)    2.26     18.95 f
458 chip_core/transformer_module/U3920/Y (OAI21XL)    1.86     20.81 r
459 chip_core/transformer_module/U941/Y (OAI21X1)     0.65     21.46 f
460 chip_core/transformer_module/U9837/Y (OAI211X1)   1.62     23.08 r
461 chip_core/transformer_module/U9836/Y (INVX1)      1.78     24.86 f
462 chip_core/transformer_module/U1014/Y (INVX1)      1.57     26.42 r
463 chip_core/transformer_module/U3907/Y (AND2X2)     0.77     27.20 r
464 chip_core/transformer_module/U9835/Y (NAND2X1)   1.63     28.83 f
465 chip_core/transformer_module/U3911/Y (INVX1)      2.40     31.23 r
466 chip_core/transformer_module/U1016/Y (INVX1)      1.85     33.08 f
467 chip_core/transformer_module/U631/Y (INVX1)       2.29     35.37 r
468 chip_core/transformer_module/U630/Y (INVX1)       1.86     37.24 f
469 chip_core/transformer_module/U608/Y (INVX1)       2.30     39.54 r

```



```

470 chip_core/transformer_module/U11711/Y (AOI32X1)          0.90      40.44 f
471 chip_core/transformer_module/U11709/Y (OAI221XL)        0.83      41.28 r
472 chip_core/transformer_module/state_block_reg[58]/D (DFFX1)
473                                         0.00      41.28 r
474 data arrival time                                         41.28
475
476 clock clk (rise edge)                                   40.00      40.00
477 clock network delay (ideal)                             3.00      43.00
478 clock uncertainty                                       -1.30      41.70
479 chip_core/transformer_module/state_block_reg[58]/CK (DFFX1)
480                                         0.00      41.70 r
481 library setup time                                     -0.20      41.50
482 data required time                                       41.50
483 -----
484 data required time                                       41.50
485 data arrival time                                       -41.28
486 -----
487 slack (MET)                                             0.22
488
489
490 Startpoint: chip_core/transformer_module/i_reg[1]
491           (rising edge-triggered flip-flop clocked by clk)
492 Endpoint: chip_core/transformer_module/state_block_reg[31]
493           (rising edge-triggered flip-flop clocked by clk)
494 Path Group: clk
495 Path Type: max
496
497 Des/Clust/Port      Wire Load Model      Library
498 -----
499 TOP_PAD_opt         smic18_wl50             slow
500
501 Point                                         Incr      Path
502 -----
503 clock clk (rise edge)                       0.00      0.00
504 clock network delay (ideal)                 3.00      3.00
505 chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) 0.00      3.00 r
506 chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) 2.11      5.11 r
507 chip_core/transformer_module/U273/Y (OR3XL)      1.37      6.48 r
508 chip_core/transformer_module/U9848/Y (INVX1)      0.87      7.35 f
509 chip_core/transformer_module/U3923/Y (INVX1)      1.02      8.37 r
510 chip_core/transformer_module/U1039/Y (CLKINVX3)   1.61      9.99 f
511 chip_core/transformer_module/U14882/Y (NAND2X1)   1.65     11.64 r
512 chip_core/transformer_module/U9846/Y (NAND2X1)   1.18     12.82 f
513 chip_core/transformer_module/U3921/Y (INVX1)      1.51     14.33 r
514 chip_core/transformer_module/U9845/Y (NAND2X1)   0.88     15.21 f
515 chip_core/transformer_module/U3922/Y (INVX1)      1.49     16.70 r
516 chip_core/transformer_module/U1037/Y (CLKINVX3)   2.26     18.95 f
517 chip_core/transformer_module/U3920/Y (OAI21XL)    1.86     20.81 r
518 chip_core/transformer_module/U941/Y (OAI21X1)     0.65     21.46 f
519 chip_core/transformer_module/U9837/Y (OAI211X1)   1.62     23.08 r
520 chip_core/transformer_module/U9836/Y (INVX1)      1.78     24.86 f
521 chip_core/transformer_module/U1014/Y (INVX1)      1.57     26.42 r
522 chip_core/transformer_module/U3907/Y (AND2X2)     0.77     27.20 r
523 chip_core/transformer_module/U9835/Y (NAND2X1)    1.63     28.83 f
524 chip_core/transformer_module/U3911/Y (INVX1)      2.40     31.23 r
525 chip_core/transformer_module/U1016/Y (INVX1)      1.85     33.08 f
526 chip_core/transformer_module/U631/Y (INVX1)       2.29     35.37 r
527 chip_core/transformer_module/U603/Y (INVX1)       1.86     37.23 f

```

```

528 chip_core/transformer_module/U579/Y (INVX1)          2.30      39.54 r
529 chip_core/transformer_module/U11739/Y (AOI32X1)      0.90      40.44 f
530 chip_core/transformer_module/U11737/Y (OAI221XL)      0.83      41.28 r
531 chip_core/transformer_module/state_block_reg[31]/D (DFFX1)
532                                         0.00      41.28 r
533 data arrival time                                         41.28
534
535 clock clk (rise edge)                                40.00      40.00
536 clock network delay (ideal)                          3.00      43.00
537 clock uncertainty                                    -1.30      41.70
538 chip_core/transformer_module/state_block_reg[31]/CK (DFFX1)
539                                         0.00      41.70 r
540 library setup time                                    -0.20      41.50
541 data required time                                     41.50
542 -----
543 data required time                                     41.50
544 data arrival time                                     -41.28
545 -----
546 slack (MET)                                           0.23
547
548
549 Startpoint: chip_core/transformer_module/i_reg[1]
550             (rising edge-triggered flip-flop clocked by clk)
551 Endpoint: chip_core/transformer_module/state_block_reg[56]
552           (rising edge-triggered flip-flop clocked by clk)
553 Path Group: clk
554 Path Type: max
555
556 Des/Clust/Port      Wire Load Model      Library
557 -----
558 TOP_PAD_opt         smic18_wl50           slow
559
560 Point                                         Incr      Path
561 -----
562 clock clk (rise edge)                        0.00      0.00
563 clock network delay (ideal)                  3.00      3.00
564 chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) 0.00 # 3.00 r
565 chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) 2.11      5.11 r
566 chip_core/transformer_module/U273/Y (OR3XL)      1.37      6.48 r
567 chip_core/transformer_module/U9848/Y (INVX1)      0.87      7.35 f
568 chip_core/transformer_module/U3923/Y (INVX1)      1.02      8.37 r
569 chip_core/transformer_module/U1039/Y (CLKINX3)    1.61      9.99 f
570 chip_core/transformer_module/U14882/Y (NAND2X1)   1.65     11.64 r
571 chip_core/transformer_module/U9846/Y (NAND2X1)   1.18     12.82 f
572 chip_core/transformer_module/U3921/Y (INVX1)      1.51     14.33 r
573 chip_core/transformer_module/U9845/Y (NAND2X1)   0.88     15.21 f
574 chip_core/transformer_module/U3922/Y (INVX1)      1.49     16.70 r
575 chip_core/transformer_module/U1037/Y (CLKINX3)    2.26     18.95 f
576 chip_core/transformer_module/U3920/Y (OAI21XL)    1.86     20.81 r
577 chip_core/transformer_module/U941/Y (OAI21X1)     0.65     21.46 f
578 chip_core/transformer_module/U9837/Y (OAI211X1)  1.62     23.08 r
579 chip_core/transformer_module/U9836/Y (INVX1)      1.78     24.86 f
580 chip_core/transformer_module/U1014/Y (INVX1)      1.57     26.42 r
581 chip_core/transformer_module/U3907/Y (AND2X2)     0.77     27.20 r
582 chip_core/transformer_module/U9835/Y (NAND2X1)   1.63     28.83 f
583 chip_core/transformer_module/U3911/Y (INVX1)      2.40     31.23 r
584 chip_core/transformer_module/U1016/Y (INVX1)      1.85     33.08 f
585 chip_core/transformer_module/U632/Y (INVX1)       2.27     35.35 r

```

```

586 chip_core/transformer_module/U596/Y (INVX1)          1.85      37.20 f
587 chip_core/transformer_module/U565/Y (INVX1)          2.30      39.50 r
588 chip_core/transformer_module/U11695/Y (AOI32X1)       0.90      40.41 f
589 chip_core/transformer_module/U11693/Y (OAI221XL)      0.84      41.24 r
590 chip_core/transformer_module/state_block_reg[56]/D (DFFHQX1)
591                                0.00      41.24 r
592 data arrival time                                41.24
593
594 clock clk (rise edge)                    40.00      40.00
595 clock network delay (ideal)              3.00      43.00
596 clock uncertainty                       -1.30      41.70
597 chip_core/transformer_module/state_block_reg[56]/CK (DFFHQX1)
598                                0.00      41.70 r
599 library setup time                       -0.23      41.47
600 data required time                        41.47
601 -----
602 data required time                        41.47
603 data arrival time                       -41.24
604 -----
605 slack (MET)                                0.23
606
607
608 1

```

5.2.2.3 Power Report

```

1 Loading db file '/opt/tech_lib/smic180/digital/io/synopsys/SP018N_V1p0_typ.db'
2 Loading db file '/opt/tech_lib/smic180/digital/sc/synopsys/slow.db'
3 Information: Propagating switching activity (low effort zero delay simulation).
4 ↪ (PWR-6)
5 Warning: Design has unannotated primary inputs. (PWR-414)
6 Warning: Design has unannotated sequential cell outputs. (PWR-415)
7
8 *****
9 Report : power
10 -analysis_effort low
11 Design : TOP_PAD_opt
12 Version: 0-2018.06-SP1
13 Date : Fri Apr 5 01:05:08 2024
14 *****
15
16 Library(s) Used:
17
18 slow (File: /opt/tech_lib/smic180/digital/sc/synopsys/slow.db)
19 SP018N_V1p0_typ (File:
20 ↪ /opt/tech_lib/smic180/digital/io/synopsys/SP018N_V1p0_typ.db)
21
22 Operating Conditions: slow Library: slow
23 Wire Load Model Mode: top
24
25 Design Wire Load Model Library
26 -----
27 TOP_PAD_opt smic18_wl50 slow
28
29

```

```

30 Global Operating Voltage = 1.62
31 Power-specific unit information :
32   Voltage Units = 1V
33   Capacitance Units = 1.000000pf
34   Time Units = 1ns
35   Dynamic Power Units = 1mW      (derived from V,C,T units)
36   Leakage Power Units = 1pW
37
38
39   Cell Internal Power   =   7.1791 mW    (89%)
40   Net Switching Power  =  854.4008 uW    (11%)
41   -----
42   Total Dynamic Power   =   8.0335 mW    (100%)
43
44   Cell Leakage Power    =  284.6701 uW
45
46
47   Power Group          Internal      Switching      Leakage      Total
48   ↪ %      )  Attrs      Power        Power        Power        Power  (
49   -----
50   io_pad              0.4715        3.8898e-02    2.5608e+08    0.7665  (
51   ↪ 9.21%)
52   memory              0.0000        0.0000        0.0000        0.0000  (
53   ↪ 0.00%)
54   black_box           0.0000        0.0000        0.0000        0.0000  (
55   ↪ 0.00%)
56   clock_network       0.0000        0.0000        0.0000        0.0000  (
57   ↪ 0.00%)
58   register            6.6889        2.5616e-02    8.9904e+06    6.7236  (
59   ↪ 80.83%)
60   sequential          0.0000        0.0000        0.0000        0.0000  (
61   ↪ 0.00%)
62   combinational       1.8541e-02    0.7899        1.9600e+07    0.8280  (
63   ↪ 9.95%)
64   -----
65   Total              7.1790 mW      0.8544 mW     2.8467e+08 pW  8.3181 mW
66   1

```

6. Verilog Code

6.1 Using IVerilog and GTKWave

In order to speed up the development process, instead of Modelsim, Icarus Verilog and GTKWave were used to quickly simulate and display waveforms and console output.

The following commands were used to simulate each module:

```
1  # simulate input_interface
2  clear && iverilog -o build/input_interface_tb.out input_interface.v
   ↳ input_interface_tb.v && vvp build/input_interface_tb.out && gtkwave
   ↳ simulation/input_interface.vcd
3  # simulate engine_key_generator
4  clear && iverilog -o build/engine_key_generator_tb.out engine_key_generator.v
   ↳ engine_key_generator_tb.v && vvp build/engine_key_generator_tb.out &&
   ↳ gtkwave simulation/engine_key_generator.vcd
5  # simulate engine_round_transformer
6  clear && iverilog -o build/engine_round_transformer_tb.out
   ↳ engine_round_transformer.v engine_round_transformer_tb.v && vvp
   ↳ build/engine_round_transformer_tb.out && gtkwave
   ↳ simulation/engine_round_transformer.vcd
7  # simulate output_interface
8  clear && iverilog -o build/output_interface_tb.out output_interface.v
   ↳ output_interface_tb.v && vvp build/output_interface_tb.out && gtkwave
   ↳ simulation/output_interface.vcd
9
10 # simulate aes_engine
11 clear && iverilog -o build/aes_engine_tb.out input_interface.v
   ↳ engine_key_generator.v engine_round_transformer.v output_interface.v
   ↳ aes_engine.v aes_engine_tb.v && vvp build/aes_engine_tb.out && gtkwave
   ↳ gtkwave/aes_engine_testbench.gtkw
```

Additionally, some `.gtkw` save files were edited in order to always open a GTKWave graph with the colour and radix of each waveform already displayed and highlighted. As well as setting a custom enum radix in order to display the state of the `input_interface` module.

Lastly, when using Icarus Verilog, in order to generate an output `.vcd` wave file that can be opened in GTKWave; the following macro must be appended to the end of the current module being simulated:

```
1  `ifndef TOPMODULE
2  // the "macro" to dump signals
3  initial begin
4      $dumpfile ("simulation/module_name.vcd");
5      $dumpvars(0, module_name);
6  end
7  `endif
```

Where we replace `module_name` with the name of the current Verilog module.

6.2 Pre-Synthesis

Below is the pre-synthesis version of the code. This version will run fine in a Verilog simulator, however it will not compile because it uses; synchronous assignment, assigns multiple variables from different always blocks on different signal edges, and assigns the same variable multiple times (synchronously) within the execution of a single always block.

6.2.1 Top Module

```
1  // define testbench module for input interface + engine_key_generator
2  module aes_engine(
3      // -- input interface
4      input clk, input rst_,
5      input[7:0] din,
6      input[1:0] cmd,
7      output interface_ready,
8
9      // -- output interface
10     output[7:0] dout,
11     output data_ok
12 );
13
14 // control signals
15 wire key_start, transformer_start_w, transformer_done_w, output_read_w;
16
17 wire [127:0] plain, key, cipher;
18
19 wire[127:0] round0_key_w; // pre-round key
20 wire[127:0] round1_key_w;
21 wire[127:0] round2_key_w;
22 wire[127:0] round3_key_w;
23 wire[127:0] round4_key_w;
24 wire[127:0] round5_key_w;
25 wire[127:0] round6_key_w;
26 wire[127:0] round7_key_w;
27 wire[127:0] round8_key_w;
28 wire[127:0] round9_key_w;
29 wire[127:0] round10_key_w;
30
31 input_interface input_module (
32     .clk          (clk),
33     .rst_         (rst_),
34
35     // inputs
36     .din          (din),
37     .cmd          (cmd),
38     .transformer_done (transformer_done_w),
39
40     // outputs
41     .key_start     (key_start),
42     .plain_out     (plain),
43     .key_out       (key),
```

```

44     .ready          (interface_ready)
45 );
46
47 engine_key_generator key_gen_module (
48     .rst_            (rst_),
49     .clk             (clk),
50
51     // inputs
52     .key_in          (key),
53     .key_start       (key_start), //rename input wire to key_gen_start
54
55     // outputs
56     .transformer_start (transformer_start_w),
57     // -- keys
58     .round0_key       (round0_key_w),
59     .round1_key       (round1_key_w),
60     .round2_key       (round2_key_w),
61     .round3_key       (round3_key_w),
62     .round4_key       (round4_key_w),
63     .round5_key       (round5_key_w),
64     .round6_key       (round6_key_w),
65     .round7_key       (round7_key_w),
66     .round8_key       (round8_key_w),
67     .round9_key       (round9_key_w),
68     .round10_key      (round10_key_w)
69 );
70
71 engine_round_transformer transformer_module (
72     .rst_            (rst_),
73     .clk             (clk),
74
75     // inputs
76     .plaintext       (plain),
77     .transformer_start (transformer_start_w),
78     .output_read      (output_read_w),
79     // -- keys
80     .round0_key       (round0_key_w),
81     .round1_key       (round1_key_w),
82     .round2_key       (round2_key_w),
83     .round3_key       (round3_key_w),
84     .round4_key       (round4_key_w),
85     .round5_key       (round5_key_w),
86     .round6_key       (round6_key_w),
87     .round7_key       (round7_key_w),
88     .round8_key       (round8_key_w),
89     .round9_key       (round9_key_w),
90     .round10_key      (round10_key_w),
91
92     // output
93     .ciphertext       (cipher),
94     .transformer_done  (transformer_done_w)
95 );
96
97 output_interface output_module (
98     .rst_            (rst_),
99     .clk             (clk),
100
101     // inputs

```

```

102     .transformer_done (transformer_done_w),
103     .ciphertext       (cipher),
104
105     // outputs
106     .data_out         (dout),
107     .data_ok          (data_ok),
108     .output_read      (output_read_w)
109 );
110
111 `define TOPMODULE
112 // the "macro" to dump signals
113 initial begin
114 $dumpfile ("simulation/aes_engine.vcd");
115 $dumpvars(0, aes_engine);
116 end
117
118 endmodule

```

6.2.2 Input Interface

```

1  // Define module IO
2  module input_interface (
3      // -- input interface
4      input clk, input rst_,
5      input[7:0] din,
6      input[1:0] cmd,
7      output ready,
8      input transformer_done,
9      // -- to engine
10     output key_start,
11     output[127:0] plain_out,
12     output[127:0] key_out
13 );
14
15 // Define FSM states
16 localparam S_ID = 2'b00; // Idle state
17 localparam S_SP = 2'b01; // Set plaintext state
18 localparam S_SK = 2'b10; // Set key state
19 localparam S_ST = 2'b11; // Start encryption
20
21 // Define registers
22 // -- FSM state registers
23 reg[1:0] state, next_state;
24 initial state=S_ID;
25 // -- plaintext and key registers
26 reg[127:0] plain, key;
27 initial plain = 128'hFOODBABEF00DBABEF00DBABEF00DBABE;
28 initial key = 128'hFOODBABEF00DBABEF00DBABEF00DBABE;
29 assign plain_out = plain;
30 assign key_out = key;
31 // -- serial input counter registers
32 reg[3:0] p_i, k_i;
33 initial p_i=0;
34 initial k_i=0;
35 // output key_start if plain and key ready and start cmd
36 assign key_start = (p_i == 4'hF) && (k_i == 4'hF) && (state == S_ST);

```



```

37 // input interface ready if state is idle
38 assign ready = (state == S_ID);
39
40 // Reset functions
41 task resetkey;
42     begin
43         key = 128'h00000000000000000000000000000000;
44         k_i = 4'h0;
45     end
46 endtask
47 task resetplain;
48     begin
49         plain = 128'h00000000000000000000000000000000;
50         p_i = 4'h0;
51     end
52 endtask
53
54 // Next state combinational logic
55 always @(negedge clk) state <= next_state;
56 always @(posedge clk)
57 begin:next_state_decode
58     // reset logic
59     if (!rst_) begin
60         resetplain();
61         resetkey();
62         next_state = S_ID;
63     end
64     // command parse
65     else case (cmd)
66         // Set plaintext state
67         S_SP: begin
68             // reset if first input
69             if (state != S_SP) resetplain();
70             else p_i <= p_i+1;
71             // return to idle or keep state
72             if (p_i == 4'hF) next_state = S_ID; // recieved 16 bytes, return to idle
73             else
74                 begin
75                     // still reciving bytes
76                     // read plain from din
77                     plain = {plain[119:0], din}; // Left shift and insert
78                     next_state = S_SP;
79                 end
80             end
81
82         // Set key state
83         S_SK: begin
84             // reset if first input
85             if (state != S_SK) resetkey();
86             else k_i <= k_i+1;
87
88             // return to idle or keep state
89             if (k_i == 4'hF) next_state = S_ID; // recieved 16 bytes, return to idle
90             else
91                 begin
92                     // still recieving bytes
93                     // read key from din
94                     key = {key[119:0], din}; // Left shift and insert

```

```

95     next_state = S_SK;
96 end
97 end
98
99 // Start encryption state
100 S_ST: begin
101     // start engine
102     if ((p_i == 4'hF) && (k_i == 4'hF)) next_state = S_ST;
103     // return to idle
104     //? this is a synchronous reset of plain text after encryption is complete
105     //! reset only the plain text, in case we want to encrypt more plaintext
106     ↪ with the same key
107     if (transformer_done) begin
108         // encryption engine is done, we can reset
109         resetplain();
110         // resetkey();
111         next_state = S_ID;
112     end
113     // otherwise wait in this state
114     else next_state = S_ST;
115 end
116
117 // stay idle
118 default: next_state = S_ID;
119 endcase
120 end

```

6.2.3 Round Keys Generator

```

1 // Define module IO
2 module engine_key_generator (
3     input rst_, clk,
4     // input from input_interface
5     input[127:0] key_in,
6     input key_start,
7     // output to round transformer
8     output transformer_start, // start transformer signal
9     output[127:0] round0_key, // pre-round key
10    output[127:0] round1_key,
11    output[127:0] round2_key,
12    output[127:0] round3_key,
13    output[127:0] round4_key,
14    output[127:0] round5_key,
15    output[127:0] round6_key,
16    output[127:0] round7_key,
17    output[127:0] round8_key,
18    output[127:0] round9_key,
19    output[127:0] round10_key
20 );
21
22 // Define registers
23 // -- round transformer start signal
24 reg transformer_start_r;
25 initial transformer_start_r = 0;
26 // initial transformer_start_r = 11'b000000000000;

```

```

27 assign transformer_start = transformer_start_r;
28 // -- keys array register
29 reg [127:0] round_keys[10:0];
30 assign round0_key = round_keys[0];
31 assign round1_key = round_keys[1];
32 assign round2_key = round_keys[2];
33 assign round3_key = round_keys[3];
34 assign round4_key = round_keys[4];
35 assign round5_key = round_keys[5];
36 assign round6_key = round_keys[6];
37 assign round7_key = round_keys[7];
38 assign round8_key = round_keys[8];
39 assign round9_key = round_keys[9];
40 assign round10_key = round_keys[10];
41
42 // Main Logic
43 // -- Asynchronous reset logic
44 always @(negedge rst_) begin
45     reset_round_keys();
46 end
47 // -- Engine start logic
48 //? maybe we can do the key gen per round and the encryption rounds in parallel
49 // ---- loop counter
50 reg [5:0] i; // max 64 counts
51 initial i = 6'b000000;
52 // ---- key byte array for calculations
53 reg [31:0] w[43:0];
54 // ---- temp word for each word calculation
55 reg [31:0] tempword;
56
57 always @(posedge clk) begin
58     // engine start cmd issued
59     if (key_start) begin
60
61         if (i == 0) begin
62             // for loop iteration 0, computes first 4 keys
63
64             // set pre-round key
65             w[0] = key_in[127:96];
66             w[1] = key_in[95:64];
67             w[2] = key_in[63:32];
68             w[3] = key_in[31:0];
69             // -- copy to output register
70             round_keys[0] = key_in;
71             $display("Pre-Round Key:");
72             $write("%02X %02X %02X %02X\n", round_keys[0][127:120],
73                 ↳ round_keys[0][95:88], round_keys[0][63:56], round_keys[0][31:24]);
74             $write("%02X %02X %02X %02X\n", round_keys[0][119:112],
75                 ↳ round_keys[0][87:80], round_keys[0][55:48], round_keys[0][23:16]);
76             $write("%02X %02X %02X %02X\n", round_keys[0][111:104],
77                 ↳ round_keys[0][79:72], round_keys[0][47:40], round_keys[0][15:8]);
78             $write("%02X %02X %02X %02X\n", round_keys[0][103:96],
79                 ↳ round_keys[0][71:64], round_keys[0][39:32], round_keys[0][7:0]);
80
81             // update for loop with offset since this iteration counts as 4 iterations
82             i = i + 3;
83         end
84     end

```

```

81     if (i > 3 && i < 44) begin
82         // for loop iterations 4-43
83
84         //// for (i=4; i<44; i=i+1) begin
85             tempword = w[i-1];
86             if ((i % 4) == 0) begin
87                 // every 4th round, we need the round mixing function
88                 tempword = subword(rotword(tempword)) ^ round_constant(i/4);
89             end
90
91             w[i] = w[i-4] ^ tempword;
92
93             // $display(i/4, i%4);
94             if ((i % 4) == 3) begin
95                 // round done, print round keys
96                 $write("Round %0d Key:", (i/4));
97                 $display("");
98                 $write("%02X %02X %02X %02X\n", w[((i/4)*4)][31:24],
99                     ↪ w[((i/4)*4)+1][31:24], w[((i/4)*4)+2][31:24],
100                     ↪ w[((i/4)*4)+3][31:24]);
101                 $write("%02X %02X %02X %02X\n", w[((i/4)*4)][23:16],
102                     ↪ w[((i/4)*4)+1][23:16], w[((i/4)*4)+2][23:16],
103                     ↪ w[((i/4)*4)+3][23:16]);
104                 $write("%02X %02X %02X %02X\n", w[((i/4)*4)][15:8] ,
105                     ↪ w[((i/4)*4)+1][15:8] , w[((i/4)*4)+2][15:8] , w[((i/4)*4)+3][15:8]
106                     ↪ );
107                 $write("%02X %02X %02X %02X\n", w[((i/4)*4)][7:0] , w[((i/4)*4)+1][7:0]
108                     ↪ , w[((i/4)*4)+2][7:0] , w[((i/4)*4)+3][7:0] );
109                 // copy to output registers
110                 round_keys[i/4] = {w[i-3], w[i-2], w[i-1], w[i]};
111             end
112         //// end
113     end
114
115     if (i > 43) begin
116         // for loop iteration 44+ (last iteration)
117
118         $display("-----");
119         // issue round transformer start
120         transformer_start_r = 1;
121     end
122
123     // update for loop i
124     if (i < 44) begin
125         i = i + 1;
126     end
127 end
128
129 // handling when new key is requested
130 always @(posedge key_start) begin
131     // ? if the key is the same as the last computed key, dont recompute
132     // ? just issue transformer start
133     if (i > 43 && round_keys[0] == key_in) begin
134         // keys already computed
135         i = 44;
136         $display("-----");

```

```

132     $display("Same key requested, skipping computation.");
133 end
134 else if (i == 0 || i>43) begin
135     // new key requested
136     i = 0;
137     $display("-----");
138     $write("Generating round keys for key %032X\n", key_in);
139 end
140 end
141 // when key generator is finished, reset the transformer_start signal
142 always @(negedge key_start) begin
143     transformer_start_r = 0;
144 end
145
146 // Define functions
147 // -- Reset Round Keys
148 task reset_round_keys;
149     begin:rst_keys
150         integer i;
151         //// for (i = 0; i < 11; i = i + 1) begin
152         ////     round_keys[i] = 0;
153         //// end
154         round_keys[0] = 0;
155         round_keys[1] = 0;
156         round_keys[2] = 0;
157         round_keys[3] = 0;
158         round_keys[4] = 0;
159         round_keys[5] = 0;
160         round_keys[6] = 0;
161         round_keys[7] = 0;
162         round_keys[8] = 0;
163         round_keys[9] = 0;
164         round_keys[10] = 0;
165         transformer_start_r = 0;
166     end
167 endtask
168 // -- Round Constant (RCon)
169 // ---- Function to get the round constant
170 function [31:0] round_constant(input integer round);
171 begin
172     case (round)
173         1: round_constant = 32'h01000000;
174         2: round_constant = 32'h02000000;
175         3: round_constant = 32'h04000000;
176         4: round_constant = 32'h08000000;
177         5: round_constant = 32'h10000000;
178         6: round_constant = 32'h20000000;
179         7: round_constant = 32'h40000000;
180         8: round_constant = 32'h80000000;
181         9: round_constant = 32'h1B000000;
182         10: round_constant = 32'h36000000;
183         // 11: round_constant = 32'h6C000000;
184         // 12: round_constant = 32'hD8000000;
185         default: round_constant = 32'h00000000;
186     endcase
187 end
188 endfunction
189 // -- Function for rotate words

```

```

190 function [31:0] rotword(input [31:0]word);
191     begin
192         // circular left shift of words
193         // b0, b1, b2, b3 ==> b1, b2, b3, b0
194         rotword = {word[23:0], word[31:24]};
195     end
196 endfunction
197 // -- Function for substitute words
198 function [31:0] subword(input [31:0]word);
199     begin
200         // substitute words using AES SBOX
201         subword = {aes_sbox(word[31:24]), aes_sbox(word[23:16]),
202             ↪ aes_sbox(word[15:8]), aes_sbox(word[7:0])};
203     end
204 endfunction
205 // AES BOX Substitutions
206 // -- Function for AES SBOX
207 function [7:0] aes_sbox(input [7:0]in);
208     begin
209         case(in) // synopsys full_case parallel_case
210             8'h00: aes_sbox=8'h63;
211
212             8'hff: aes_sbox=8'h16;
213         endcase
214     end
215 endfunction

```

6.2.4 Round Transformer

```

1 // Define module IO
2 module engine_round_transformer (
3     input rst_, clk,
4     // input from input_interface
5     input[127:0] plaintext,
6     // input from engine_key_generator
7     input transformer_start,
8     input[127:0] round0_key, // pre-round key
9     input[127:0] round1_key,
10    input[127:0] round2_key,
11    input[127:0] round3_key,
12    input[127:0] round4_key,
13    input[127:0] round5_key,
14    input[127:0] round6_key,
15    input[127:0] round7_key,
16    input[127:0] round8_key,
17    input[127:0] round9_key,
18    input[127:0] round10_key,
19    // input from output_interface
20    input output_read,
21    // output to output_interface
22    output[127:0] ciphertext,
23    // control signal output to engine_key_generator, input_interface,
24    ↪ output_interface
25    output transformer_done
26 );

```

```

26
27 // Define registers
28 // -- round transformer done signal
29 reg transformer_done_r;
30 initial transformer_done_r = 0;
31 assign transformer_done = transformer_done_r;
32 // -- round transformer key array
33 reg [127:0] round_keys[10:0];
34 initial resetkeys;
35 // -- round transformer working block register
36 reg [127:0] state_block;
37 initial state_block = 128'h00000000000000000000000000000000;
38 // -- loop counter
39 reg [3:0] i; // max 15 counts
40 initial i = 4'h0;
41 // -- round transformer ciphertext register
42 reg [127:0] ciphertext_r;
43 initial ciphertext_r = 128'h00000000000000000000000000000000;
44 assign ciphertext = ciphertext_r;
45
46 // Main Logic
47 // -- Asynchronous reset logic
48 always @(negedge rst_ or posedge output_read) begin
49     resetcipher;
50     resetkeys;
51     state_block = 128'h00000000000000000000000000000000;
52     transformer_done_r = 0;
53     i = 0;
54 end
55 // -- Transformer start logic
56 always @(posedge clk) begin
57     // transformer start cmd issued
58     if (transformer_start) begin
59
60         if (i == 0) begin
61             // for loop pre-iteration
62
63             transformer_done_r = 0;
64             // read plaintext
65             state_block = plaintext;
66             $display("Plaintext:");
67             print_matrix(state_block);
68             // read round keys
69             round_keys[0] = round0_key;
70             round_keys[1] = round1_key;
71             round_keys[2] = round2_key;
72             round_keys[3] = round3_key;
73             round_keys[4] = round4_key;
74             round_keys[5] = round5_key;
75             round_keys[6] = round6_key;
76             round_keys[7] = round7_key;
77             round_keys[8] = round8_key;
78             round_keys[9] = round9_key;
79             round_keys[10] = round10_key;
80
81             // pre-round key
82             state_block = state_block ^ round_keys[0];
83             $display("Pre-Round State:");

```

```

84     print_matrix(state_block);
85 end
86
87 if ( i > 0 && i < 10) begin
88     // for loop iterations 1-9
89
90     // encryption rounds
91     //// for (i=1; i<10; i=i+1) begin
92     // Rijndael
93     // -- SubBytes
94     // state_block = SubBytes(state_block);
95     // actually, using TBOX already does SubBytes (aes_tbox(byte,1) ==
96     // ↪ aes_sbox(byte))
97     // -- ShiftRow
98     state_block = ShiftRow(state_block);
99     // -- MixCol
100    state_block = MixCol(state_block);
101    // -- Key XOR
102    state_block = state_block ^ round_keys[i];
103
104    // -- Print
105    $write("Round %0d State:", i);
106    $display("");
107    print_matrix(state_block);
108    //// end
109 end
110
111 if (i == 10) begin
112     // for loop iteration 10
113
114     // last round
115     // -- SubBytes
116     state_block = SubBytes(state_block);
117     // -- ShiftRow
118     state_block = ShiftRow(state_block);
119     // -- Key XOR
120     state_block = state_block ^ round_keys[10];
121     // -- Print
122     $display("Round 10 State / Ciphertext:");
123     print_matrix(state_block);
124 end
125
126 if (i == 10) begin
127     // for loop iteration 10 (last iteration)
128
129     // output ciphertext
130     ciphertext_r = state_block;
131     transformer_done_r = 1;
132 end
133
134 // if output is ready, but has not been read yet
135 // just idle; by not incrementing i
136 if (i > 10) begin
137     // for loop iteration 11+
138     // idle waiting for output_read to go high
139     // posedge check on output_read in code above
140 end
141 else begin

```



```

141         // 0 <= i <= 10, increment normally
142         // update for loop i
143         i = i + 1;
144     end
145
146 end
147 end
148
149 // Define functions
150 // -- Reset functions
151 task resetcipher;
152     begin
153         ciphertext_r = 128'h000000000000000000000000000000;
154     end
155 endtask
156 task resetkeys;
157     begin
158         round_keys[0] = 128'h000000000000000000000000000000;
159         round_keys[1] = 128'h000000000000000000000000000000;
160         round_keys[2] = 128'h000000000000000000000000000000;
161         round_keys[3] = 128'h000000000000000000000000000000;
162         round_keys[4] = 128'h000000000000000000000000000000;
163         round_keys[5] = 128'h000000000000000000000000000000;
164         round_keys[6] = 128'h000000000000000000000000000000;
165         round_keys[7] = 128'h000000000000000000000000000000;
166         round_keys[8] = 128'h000000000000000000000000000000;
167         round_keys[9] = 128'h000000000000000000000000000000;
168         round_keys[10] = 128'h000000000000000000000000000000;
169     end
170 endtask
171 // -- Print functions
172 // Function to print a 128-bit register as a 4x4 table of two hex digits in
173 // ↪ column-major order
174 task print_matrix(input [127:0] data);
175     begin
176         // Print the 4x4 table
177         $write("%02X %02X %02X %02X\n", data[127:120], data[95:88], data[63:56],
178             ↪ data[31:24]);
179         $write("%02X %02X %02X %02X\n", data[119:112], data[87:80], data[55:48],
180             ↪ data[23:16]);
181         $write("%02X %02X %02X %02X\n", data[111:104], data[79:72], data[47:40],
182             ↪ data[15:8]);
183         $write("%02X %02X %02X %02X\n", data[103:96], data[71:64], data[39:32],
184             ↪ data[7:0]);
185     end
186 endtask
187
188 // AES Functions
189 // -- AES SBOX SubBytes on state block
190 function [127:0] SubBytes(input [127:0] input_block);
191     //? since aes_tbox(byte,1) == aes_sbox(byte)
192     //? we could just do aes_tbox(byte,1)
193     //? to avoid importing aes_sbox
194     //? but actually, last round needs SubBytes without MixCol, so AES_SBOX still
195     //? needed!
196     begin
197         SubBytes = {
198             aes_sbox(input_block[127:120]), aes_sbox(input_block[119:112]),

```

```

193     aes_sbox(input_block[111:104]), aes_sbox(input_block[103:96]),
194     aes_sbox(input_block[95:88]),   aes_sbox(input_block[87:80]),
195     aes_sbox(input_block[79:72]),   aes_sbox(input_block[71:64]),
196     aes_sbox(input_block[63:56]),   aes_sbox(input_block[55:48]),
197     aes_sbox(input_block[47:40]),   aes_sbox(input_block[39:32]),
198     aes_sbox(input_block[31:24]),   aes_sbox(input_block[23:16]),
199     aes_sbox(input_block[15:8]),    aes_sbox(input_block[7:0])
200 };
201 end
202 endfunction
203 // -- AES ShiftRow on state block
204 function [127:0] ShiftRow(input [127:0] input_block);
205     reg [127:0] roworder;
206     reg [127:0] shiftedroworder;
207     begin
208         //! rotword on logical rows! not collums
209         // column order to row order
210         roworder = {
211             input_block[127:120], input_block[95:88], input_block[63:56],
212             ↪ input_block[31:24],
213             input_block[119:112], input_block[87:80], input_block[55:48],
214             ↪ input_block[23:16],
215             input_block[111:104], input_block[79:72], input_block[47:40],
216             ↪ input_block[15:8],
217             input_block[103:96], input_block[71:64], input_block[39:32],
218             ↪ input_block[7:0]
219         };
220         // circular left shift
221         shiftedroworder = {
222             roworder[127:96], // First row (unchanged)
223             rotword(roworder[95:64]), // Circular left-shift the second
224             ↪ row by 1
225             rotword(rotword(roworder[63:32])), // Circular left-shift the third
226             ↪ row by 2
227             rotword(rotword(rotword(roworder[31:0]))) // Circular left-shift the fourth
228             ↪ row by 3
229         };
230         // row order back to column order
231         ShiftRow = {
232             shiftedroworder[127:120], shiftedroworder[95:88], shiftedroworder[63:56],
233             ↪ shiftedroworder[31:24],
234             shiftedroworder[119:112], shiftedroworder[87:80], shiftedroworder[55:48],
235             ↪ shiftedroworder[23:16],
236             shiftedroworder[111:104], shiftedroworder[79:72], shiftedroworder[47:40],
237             ↪ shiftedroworder[15:8],
238             shiftedroworder[103:96], shiftedroworder[71:64], shiftedroworder[39:32],
239             ↪ shiftedroworder[7:0]
240         };
241     end
242 endfunction
243 // -- Function for rotate words
244 function [31:0] rotword(input [31:0] word);
245     begin
246         // circular left shift of words
247         // b0, b1, b2, b3 ==> b1, b2, b3, b0
248         rotword = {word[23:0], word[31:24]};
249     end
250 endfunction

```

```

240 // -- AES MixCol on state block
241 function [127:0] MixCol(input [127:0] input_block);
242 begin
243     // IMPLEMENTATION USING AES_TBOX
244     MixCol = {
245         // if column = {a, b, c, d}
246         // then AES TBOX is
247         // a = TBOX(a)[02] ^ TBOX(b)[03] ^ TBOX(c)[01] ^ TBOX(d)[01]
248         // b = TBOX(a)[01] ^ TBOX(b)[02] ^ TBOX(c)[03] ^ TBOX(d)[01]
249         // c = TBOX(a)[01] ^ TBOX(b)[01] ^ TBOX(c)[02] ^ TBOX(d)[03]
250         // d = TBOX(a)[03] ^ TBOX(b)[01] ^ TBOX(c)[01] ^ TBOX(d)[02]
251         // using our TBOX implementation
252         // a = aes_tbox(a,2) ^ aes_tbox(b,3) ^ aes_tbox(c,1) ^ aes_tbox(d,1)
253         // b = aes_tbox(a,1) ^ aes_tbox(b,2) ^ aes_tbox(c,3) ^ aes_tbox(d,1)
254         // c = aes_tbox(a,1) ^ aes_tbox(b,1) ^ aes_tbox(c,2) ^ aes_tbox(d,3)
255         // d = aes_tbox(a,3) ^ aes_tbox(b,1) ^ aes_tbox(c,1) ^ aes_tbox(d,2)
256         // but our {a,b,c,d} columns are:
257         // Column 1: a=input_block[127:120], b=input_block[119:112],
258         //           c=input_block[111:104], d=input_block[103:96]
259         // Column 2: a=input_block[95:88], b=input_block[87:80],
260         //           c=input_block[79:72], d=input_block[71:64]
261         // Column 3: a=input_block[63:56], b=input_block[55:48],
262         //           c=input_block[47:40], d=input_block[39:32]
263         // Column 4: a=input_block[31:24], b=input_block[23:16],
264         //           c=input_block[15:8], d=input_block[7:0]
265         // so we have to substitute each a,b,c,d value for each column with the
266         // index references above:
267
268         // Column 1
269         {
270             /*CM Row 1*/
271             {aes_tbox(input_block[127:120], 2) ^ aes_tbox(input_block[119:112], 3) ^
272             //           c=input_block[111:104], d=input_block[103:96]
273             //           1)},
274             /*CM Row 2*/
275             {aes_tbox(input_block[127:120], 1) ^ aes_tbox(input_block[119:112], 2) ^
276             //           c=input_block[111:104], d=input_block[103:96]
277             //           1)},
278             /*CM Row3*/
279             {aes_tbox(input_block[127:120], 1) ^ aes_tbox(input_block[119:112], 1) ^
280             //           c=input_block[111:104], d=input_block[103:96]
281             //           3)},
282             /*CM Row4*/
283             {aes_tbox(input_block[127:120], 3) ^ aes_tbox(input_block[119:112], 1) ^
284             //           c=input_block[111:104], d=input_block[103:96]
285             //           2)}
286         },
287         // Column 2
288         {
289             /*CM Row 1*/
290             {aes_tbox(input_block[95:88], 2) ^ aes_tbox(input_block[87:80], 3) ^
291             //           c=input_block[79:72], d=input_block[71:64]
292             //           1)},
293             /*CM Row 2*/
294             {aes_tbox(input_block[95:88], 1) ^ aes_tbox(input_block[87:80], 2) ^
295             //           c=input_block[79:72], d=input_block[71:64]
296             //           1)},
297             /*CM Row3*/
298             {aes_tbox(input_block[95:88], 1) ^ aes_tbox(input_block[87:80], 1) ^
299             //           c=input_block[79:72], d=input_block[71:64]
300             //           3)},
301             /*CM Row4*/
302             {aes_tbox(input_block[95:88], 3) ^ aes_tbox(input_block[87:80], 1) ^
303             //           c=input_block[79:72], d=input_block[71:64]
304             //           2)}
305         }
306     };
307 end

```

```

283     /*CM Row4*/
284     {aes_tbox(input_block[95:88], 3) ^ aes_tbox(input_block[87:80], 1) ^
      ↪ aes_tbox(input_block[79:72], 1) ^ aes_tbox(input_block[71:64], 2)}
285 },
286 // Column 3
287 {
288     /*CM Row 1*/
289     {aes_tbox(input_block[63:56], 2) ^ aes_tbox(input_block[55:48], 3) ^
      ↪ aes_tbox(input_block[47:40], 1) ^ aes_tbox(input_block[39:32], 1)},
290     /*CM Row 2*/
291     {aes_tbox(input_block[63:56], 1) ^ aes_tbox(input_block[55:48], 2) ^
      ↪ aes_tbox(input_block[47:40], 3) ^ aes_tbox(input_block[39:32], 1)},
292     /*CM Row3*/
293     {aes_tbox(input_block[63:56], 1) ^ aes_tbox(input_block[55:48], 1) ^
      ↪ aes_tbox(input_block[47:40], 2) ^ aes_tbox(input_block[39:32], 3)},
294     /*CM Row4*/
295     {aes_tbox(input_block[63:56], 3) ^ aes_tbox(input_block[55:48], 1) ^
      ↪ aes_tbox(input_block[47:40], 1) ^ aes_tbox(input_block[39:32], 2)}
296 },
297 // Column 4
298 {
299     /*CM Row 1*/
300     {aes_tbox(input_block[31:24], 2) ^ aes_tbox(input_block[23:16], 3) ^
      ↪ aes_tbox(input_block[15:8], 1) ^ aes_tbox(input_block[7:0], 1)},
301     /*CM Row 2*/
302     {aes_tbox(input_block[31:24], 1) ^ aes_tbox(input_block[23:16], 2) ^
      ↪ aes_tbox(input_block[15:8], 3) ^ aes_tbox(input_block[7:0], 1)},
303     /*CM Row3*/
304     {aes_tbox(input_block[31:24], 1) ^ aes_tbox(input_block[23:16], 1) ^
      ↪ aes_tbox(input_block[15:8], 2) ^ aes_tbox(input_block[7:0], 3)},
305     /*CM Row4*/
306     {aes_tbox(input_block[31:24], 3) ^ aes_tbox(input_block[23:16], 1) ^
      ↪ aes_tbox(input_block[15:8], 1) ^ aes_tbox(input_block[7:0], 2)}
307 }
308 };
309
310 end
311 endfunction
312
313 // AES BOX Substitutions
314 // -- Function for AES SBOX
315 function [7:0] aes_sbox(input [7:0]in);
316 begin
317     case(in) // synopsys full_case parallel_case
318         8'h00: aes_sbox=8'h63;

```

```

573         8'hff: aes_sbox=8'h16;
574     endcase
575 end
576 endfunction
577 // -- Function for AES SBOX
578 function [7:0] aes_tbox(input [7:0]in, input integer mult);
579 // full_tbox maps to {Srd, 2*Srd, 3*Srd}
580 reg [23:0] full_tbox;
581 begin
582     case(in) // synopsys full_case parallel_case
583         8'h00: full_tbox=24'b101001011100011001100011;

```

```

838     8'hff: full_tbox=24'b001110100010110000010110;
839 endcase
840 // split for required mult
841 // Constant matrix:
842 // 02 03 01 01
843 // 01 02 03 01
844 // 01 01 02 03
845 // 03 01 01 02
846 // where, for AES TBOX
847 // 03 = [23:16]
848 // 02 = [15:8]
849 // 01 = [7:0]
850 case (mult)
851     3: aes_tbox = full_tbox[23:16];
852     2: aes_tbox = full_tbox[15:8];
853     1: aes_tbox = full_tbox[7:0];
854 endcase
855 end
856 endfunction

```

6.2.5 Output Interface

```

1 // Define module IO
2 module output_interface(
3     input rst_, clk,
4     // input from engine_round_transformer
5     input transformer_done,
6     input[127:0] ciphertext,
7     // outputs
8     output[7:0] data_out,
9     output data_ok,
10    output output_read
11 );
12
13 // Define registers
14 // -- ciphertext hold register
15 reg [127:0] output_hold;
16 initial output_hold = 128'h00000000000000000000000000000000;
17 // -- output register
18 reg [7:0] output_port;
19 initial output_port = 8'h00;
20 assign data_out = output_port;
21 // -- output control signals
22 reg data_ok_r;
23 initial data_ok_r = 0;
24 assign data_ok = data_ok_r;
25 reg output_read_r;
26 initial output_read_r = 0;
27 assign output_read = output_read_r;
28 // -- internal control signals
29 reg[4:0] i;
30 initial i = 5'b00000;
31
32 // Main Logic
33 // -- Asynchronous reset logic

```

```

34 always @(negedge rst_) begin
35     output_hold = 128'h00000000000000000000000000000000;
36     output_port = 8'h00;
37     i = 5'b00000;
38 end
39 // -- Output latch logic
40 always @(posedge transformer_done) begin
41     // ? add check here to see if output_read is finished
42     // ? not needed; it takes 8 clock cycles to output the ciphertext
43     // ? and 8 clock cycles to input the new plaintext
44     // ? therefore these two tasks may be done independently and simultaneously
45     // ? without any conflicts
46     // copy ciphertext
47     output_hold = ciphertext;
48     // set in to begin
49     i = 1;
50 end
51 always @(posedge clk) begin
52     if (i == 0) begin
53         // idling
54         output_read_r = 0;
55     end
56     if (i == 1) begin
57         // read first byte and set output data ok
58         output_port = output_hold[127:120];
59         data_ok_r = 1;
60     end
61     else if (i <= 16) begin
62         // sequentially shift and output bytes 2-16
63         output_hold = output_hold << 8;
64         output_port = output_hold[127:120];
65     end
66     else if (i == 17) begin
67         // finished outputting reset
68         data_ok_r = 0;
69         output_hold = 128'h00000000000000000000000000000000;
70         output_port = 8'h00;
71         i = 5'b00000;
72         output_read_r = 1;
73     end
74     // increment i counter to next byte
75     if (i >= 1) begin
76         i = i + 1;
77     end
78 end

```

6.3 Synthesis Ready

Below is the synthesis ready version of the code. Many modules have been edited to; use asynchronous assigns (\leq), only assign one variable per execution of an `always @(posedge clk)` through the use of sub-loop counters (usually `i_i` and nested if statements), as well as only assigning variables in a single `always @(posedge clk)` block (no `always` on edges of any other signals).

6.3.1 Top Module

```
1  // define testbench module for input interface + engine_key_generator
2  module aes_engine(
3      // -- input interface
4      input clk, input rst_,
5      input[7:0] din,
6      input[1:0] cmd,
7      output interface_ready,
8
9      // -- output interface
10     output[7:0] dout,
11     output data_ok
12 );
13
14 // control signals
15 wire key_start, transformer_start_w, transformer_done_w, output_read_w;
16
17 wire [127:0] plain, key, cipher;
18
19 wire[127:0] round0_key_w; // pre-round key
20 wire[127:0] round1_key_w;
21 wire[127:0] round2_key_w;
22 wire[127:0] round3_key_w;
23 wire[127:0] round4_key_w;
24 wire[127:0] round5_key_w;
25 wire[127:0] round6_key_w;
26 wire[127:0] round7_key_w;
27 wire[127:0] round8_key_w;
28 wire[127:0] round9_key_w;
29 wire[127:0] round10_key_w;
30
31 input_interface input_module (
32     .clk          (clk),
33     .rst_         (rst_),
34
35     // inputs
36     .din          (din),
37     .cmd          (cmd),
38     .transformer_done (transformer_done_w),
39
40     // outputs
41     .key_start     (key_start),
42     .plain_out     (plain),
43     .key_out       (key),
44     .ready         (interface_ready)
45 );
```

```

46
47 engine_key_generator key_gen_module (
48     .rst_          (rst_),
49     .clk           (clk),
50
51     // inputs
52     .key_in        (key),
53     .key_start     (key_start), //rename input wire to key_gen_start
54
55     // outputs
56     .transformer_start (transformer_start_w),
57     // -- keys
58     .round0_key      (round0_key_w),
59     .round1_key      (round1_key_w),
60     .round2_key      (round2_key_w),
61     .round3_key      (round3_key_w),
62     .round4_key      (round4_key_w),
63     .round5_key      (round5_key_w),
64     .round6_key      (round6_key_w),
65     .round7_key      (round7_key_w),
66     .round8_key      (round8_key_w),
67     .round9_key      (round9_key_w),
68     .round10_key     (round10_key_w)
69 );
70
71 engine_round_transformer transformer_module (
72     .rst_          (rst_),
73     .clk           (clk),
74
75     // inputs
76     .plaintext     (plain),
77     .transformer_start (transformer_start_w),
78     .output_read   (output_read_w),
79     // -- keys
80     .round0_key      (round0_key_w),
81     .round1_key      (round1_key_w),
82     .round2_key      (round2_key_w),
83     .round3_key      (round3_key_w),
84     .round4_key      (round4_key_w),
85     .round5_key      (round5_key_w),
86     .round6_key      (round6_key_w),
87     .round7_key      (round7_key_w),
88     .round8_key      (round8_key_w),
89     .round9_key      (round9_key_w),
90     .round10_key     (round10_key_w),
91
92     // output
93     .ciphertext     (cipher),
94     .transformer_done (transformer_done_w)
95 );
96
97 output_interface output_module (
98     .rst_          (rst_),
99     .clk           (clk),
100
101     // inputs
102     .transformer_done (transformer_done_w),
103     .ciphertext       (cipher),

```



```

104
105 // outputs
106 .data_out      (dout),
107 .data_ok       (data_ok),
108 .output_read   (output_read_w)
109 );
110
111 endmodule

```

6.3.2 Input Interface

```

1 // Define module IO
2 module input_interface (
3 // -- input interface
4 input clk, input rst_,
5 input[7:0] din,
6 input[1:0] cmd,
7 output ready,
8 input transformer_done,
9 // -- to engine
10 output key_start,
11 output[127:0] plain_out,
12 output[127:0] key_out
13 );
14
15 // Define FSM states
16 localparam S_ID = 2'b00; // Idle state
17 localparam S_SP = 2'b01; // Set plaintext state
18 localparam S_SK = 2'b10; // Set key state
19 localparam S_ST = 2'b11; // Start encryption
20
21 // Define registers
22 // -- FSM state registers
23 reg[1:0] state, next_state;
24 initial state=S_ID;
25 // -- plaintext and key registers
26 reg[127:0] plain, key;
27 initial plain = 128'hFOODBABEF00DBABEF00DBABEF00DBABE;
28 initial key = 128'hFOODBABEF00DBABEF00DBABEF00DBABE;
29 assign plain_out = plain;
30 assign key_out = key;
31 // -- serial input counter registers
32 reg[3:0] p_i, k_i;
33 initial p_i=0;
34 initial k_i=0;
35 // output key_start if plain and key ready and start cmd
36 assign key_start = (p_i == 4'hF) && (k_i == 4'hF) && (state == S_ST);
37 // input interface ready if state is idle
38 assign ready = (state == S_ID);
39
40 // Reset functions
41 task resetkey;
42 begin
43     key <= 128'h00000000000000000000000000000000;
44     k_i <= 4'h0;
45 end

```

```

46 endtask
47 task resetplain;
48     begin
49         plain <= 128'h00000000000000000000000000000000;
50         p_i <= 4'h0;
51     end
52 endtask
53
54 // Next state combinational logic
55 always @(negedge clk) state <= next_state;
56 always @(posedge clk)
57 begin:next_state_decode
58     // reset logic
59     if (!rst_) begin
60         resetplain();
61         resetkey();
62         next_state <= S_ID;
63     end
64     // command parse
65     else case (cmd)
66         // Set plaintext state
67         S_SP: begin
68             // reset if first input
69             if (state != S_SP) resetplain();
70             else p_i <= p_i+1;
71             // return to idle or keep state
72             if (p_i == 4'hF) next_state <= S_ID; // recieved 16 bytes, return to idle
73             else
74                 begin
75                     // still reciving bytes
76                     // read plain from din
77                     plain <= {plain[119:0], din}; // Left shift and insert
78                     next_state <= S_SP;
79                 end
80             end
81
82         // Set key state
83         S_SK: begin
84             // reset if first input
85             if (state != S_SK) resetkey();
86             else k_i <= k_i+1;
87
88             // return to idle or keep state
89             if (k_i == 4'hF) next_state <= S_ID; // recieved 16 bytes, return to idle
90             else
91                 begin
92                     // still recieving bytes
93                     // read key from din
94                     key <= {key[119:0], din}; // Left shift and insert
95                     next_state <= S_SK;
96                 end
97             end
98
99         // Start encryption state
100        S_ST: begin
101            // start engine
102            if ((p_i == 4'hF) && (k_i == 4'hF)) next_state <= S_ST;
103            // return to idle

```

```

104      //? this is a synchronous reset of plain text after encryption is complete
105      //! reset only the plain text, in case we want to encrypt more plaintext
106      ↪ with the same key
107      if (transformer_done) begin
108          // encryption engine is done, we can reset
109          resetplain();
110          // resetkey();
111          next_state <= S_ID;
112      end
113      // otherwise wait in this state
114      else next_state <= S_ST;
115  end
116
117  // stay idle
118  default: next_state <= S_ID;
119 endcase
120 end
121 endmodule

```

6.3.3 Round Keys Generator

```

1  // Define module IO
2  module engine_key_generator (
3      input rst_, clk,
4      // input from input_interface
5      input[127:0] key_in,
6      input key_start,
7      // output to round transformer
8      output transformer_start, // start transformer signal
9      output[127:0] round0_key, // pre-round key
10     output[127:0] round1_key,
11     output[127:0] round2_key,
12     output[127:0] round3_key,
13     output[127:0] round4_key,
14     output[127:0] round5_key,
15     output[127:0] round6_key,
16     output[127:0] round7_key,
17     output[127:0] round8_key,
18     output[127:0] round9_key,
19     output[127:0] round10_key
20 );
21
22 // Define registers
23 // -- round transformer start signal
24 reg transformer_start_r;
25 initial transformer_start_r = 0;
26 // initial transformer_start_r = 11'b000000000000;
27 assign transformer_start = transformer_start_r;
28 // -- keys array register
29 reg [127:0] round_keys[10:0];
30 assign round0_key = round_keys[0];
31 assign round1_key = round_keys[1];
32 assign round2_key = round_keys[2];
33 assign round3_key = round_keys[3];
34 assign round4_key = round_keys[4];

```

```

35 assign round5_key = round_keys[5];
36 assign round6_key = round_keys[6];
37 assign round7_key = round_keys[7];
38 assign round8_key = round_keys[8];
39 assign round9_key = round_keys[9];
40 assign round10_key = round_keys[10];
41
42 // Main Logic
43 // -- Engine start logic
44 //? maybe we can do the key gen per round and the encryption rounds in parallel
45 // ---- loop counter
46 reg [5:0] i; // max 64 counts
47 initial i = 6'b000000;
48 // -- sub-loop counter
49 reg [1:0] i_i;
50 initial i_i = 2'b00;
51 // ---- key byte array for calculations
52 reg [31:0] w[43:0];
53 // ---- temp word for each word calculation
54 reg [31:0] tempword;
55
56 reg edgedetect_keystart;
57 initial edgedetect_keystart = 0;
58
59 always @(posedge clk) begin
60     // reset
61     if (!rst_) begin
62         reset_round_keys();
63     end
64     // on negedge key_start
65     if (!key_start && edgedetect_keystart) begin
66         // when key generator is finished, reset the transformer_start signal
67         transformer_start_r <= 0;
68     end
69     else begin
70         // on posedge key_start
71         // handling when new key is requested
72         if (key_start && !edgedetect_keystart) begin
73             // ? if the key is the same as the last computed key, dont recompute
74             // ? just issue transformer start
75             if (i > 43 && round_keys[0] == key_in) begin
76                 // keys already computed
77                 i <= 44;
78                 $display("-----");
79                 $display("Same key requested, skipping computation.");
80             end
81             else if (i == 0 || i>43) begin
82                 // new key requested
83                 i <= 0;
84                 $display("-----");
85                 $write("Generating round keys for key %032X\n", key_in);
86             end
87         end
88         // normal clock
89         // engine start cmd issued
90         if (key_start) begin
91             if (i == 0) begin

```

```

93 // for loop iteration 0, computes first 4 keys
94
95 // set pre-round key
96 w[0] <= key_in[127:96];
97 w[1] <= key_in[95:64];
98 w[2] <= key_in[63:32];
99 w[3] <= key_in[31:0];
100 // -- copy to output register
101 round_keys[0] <= key_in;
102
103 // update for loop with offset since this iteration counts as 4 iterations
104 i <= i + 3;
105 end
106
107 else if (i == 3) begin
108     $display("Pre-Round Key:");
109     $write("%02X %02X %02X %02X\n", round_keys[0][127:120],
110         ↪ round_keys[0][95:88], round_keys[0][63:56], round_keys[0][31:24]);
111     $write("%02X %02X %02X %02X\n", round_keys[0][119:112],
112         ↪ round_keys[0][87:80], round_keys[0][55:48], round_keys[0][23:16]);
113     $write("%02X %02X %02X %02X\n", round_keys[0][111:104],
114         ↪ round_keys[0][79:72], round_keys[0][47:40], round_keys[0][15:8]);
115     $write("%02X %02X %02X %02X\n", round_keys[0][103:96],
116         ↪ round_keys[0][71:64], round_keys[0][39:32], round_keys[0][7:0]);
117     i <= i + 1;
118 end
119
120 else if (i > 3 && i < 44) begin
121     // for loop iterations 4-43
122
123     //// for (i=4; i<44; i=i+1) begin
124     // sub-loop step 0
125     if (i_i == 0) begin
126         tempword <= w[i-1];
127         i_i <= i_i + 1;
128     end
129     // sub-loop step 1
130     else if (i_i == 1) begin
131         if ((i % 4) == 0) begin
132             // every 4th round, we need the round mixing function
133             tempword <= subword(rotword(tempword)) ^ round_constant(i/4);
134         end
135         i_i <= i_i + 1;
136     end
137     // sub-loop step 2
138     else if (i_i == 2) begin
139         w[i] <= w[i-4] ^ tempword;
140         i_i <= i_i + 1;
141     end
142     // sub-loop step 3
143     else if (i_i == 3) begin
144         // $display(i/4, i%4);
145         if ((i % 4) == 3) begin
146             // round done, print round keys
147             $write("Round %0d Key:", (i/4));
148             $display("");
149         end
150     end
151 end

```

```

145     $write("%02X %02X %02X %02X\n", w[((i/4)*4)][31:24],
        ↪ w[((i/4)*4)+1][31:24], w[((i/4)*4)+2][31:24],
        ↪ w[((i/4)*4)+3][31:24]);
146     $write("%02X %02X %02X %02X\n", w[((i/4)*4)][23:16],
        ↪ w[((i/4)*4)+1][23:16], w[((i/4)*4)+2][23:16],
        ↪ w[((i/4)*4)+3][23:16]);
147     $write("%02X %02X %02X %02X\n", w[((i/4)*4)][15:8],
        ↪ w[((i/4)*4)+1][15:8], w[((i/4)*4)+2][15:8],
        ↪ w[((i/4)*4)+3][15:8]);
148     $write("%02X %02X %02X %02X\n", w[((i/4)*4)][7:0],
        ↪ w[((i/4)*4)+1][7:0], w[((i/4)*4)+2][7:0],
        ↪ w[((i/4)*4)+3][7:0]);
149     // copy to output registers
150     round_keys[i/4] <= {w[i-3], w[i-2], w[i-1], w[i]};
151     end
152     i_i <= 0;
153     i <= i + 1;
154     end
155     //// end
156     end
157
158     else if (i > 43) begin
159         // for loop iteration 44+ (last iteration)
160
161         $display("-----");
162         // issue round transformer start
163         transformer_start_r <= 1;
164         // i <= 0;
165         end
166
167         // // update for loop i
168         // if (i < 44) begin
169         //     i <= i + 1;
170         // end
171
172         end
173     end
174     // edge detector set
175     edgedetect_keystart <= key_start;
176 end
177
178 // Define functions
179 // -- Reset Round Keys
180 task reset_round_keys;
181     begin:rst_keys
182         integer i;
183         //// for (i = 0; i < 11; i = i + 1) begin
184         ////     round_keys[i] = 0;
185         //// end
186         round_keys[0] <= 0;
187         round_keys[1] <= 0;
188         round_keys[2] <= 0;
189         round_keys[3] <= 0;
190         round_keys[4] <= 0;
191         round_keys[5] <= 0;
192         round_keys[6] <= 0;
193         round_keys[7] <= 0;
194         round_keys[8] <= 0;

```

```

195     round_keys[9] <= 0;
196     round_keys[10] <= 0;
197     transformer_start_r <= 0;
198 end
199 endtask
200 // -- Round Constant (RCon)
201 // ---- Function to get the round constant
202 function [31:0] round_constant(input integer round);
203 begin
204     case (round)
205         1: round_constant = 32'h01000000;
206         2: round_constant = 32'h02000000;
207         3: round_constant = 32'h04000000;
208         4: round_constant = 32'h08000000;
209         5: round_constant = 32'h10000000;
210         6: round_constant = 32'h20000000;
211         7: round_constant = 32'h40000000;
212         8: round_constant = 32'h80000000;
213         9: round_constant = 32'h1B000000;
214         10: round_constant = 32'h36000000;
215         // 11: round_constant = 32'h6C000000;
216         // 12: round_constant = 32'hD8000000;
217         default: round_constant = 32'h00000000;
218     endcase
219 end
220 endfunction
221 // -- Function for rotate words
222 function [31:0] rotword(input [31:0]word);
223 begin
224     // circular left shift of words
225     // b0, b1, b2, b3 ==> b1, b2, b3, b0
226     rotword = {word[23:0], word[31:24]};
227 end
228 endfunction
229 // -- Function for substitute words
230 function [31:0] subword(input [31:0]word);
231 begin
232     // substitute words using AES SBOX
233     subword = {aes_sbox(word[31:24]), aes_sbox(word[23:16]),
234         ↪ aes_sbox(word[15:8]), aes_sbox(word[7:0])};
235 end
236 endfunction
237 // AES BOX Substitutions
238 // -- Function for AES SBOX
239 function [7:0] aes_sbox(input [7:0]in);
240 begin
241     case(in) // synopsys full_case parallel_case
242         8'h00: aes_sbox=8'h63;
243
244         8'hff: aes_sbox=8'h16;
245     endcase
246 end
247 endfunction
248 endmodule

```

6.3.4 Round Transformer

```
1 // Define module IO
2 module engine_round_transformer (
3     input rst_, clk,
4     // input from input_interface
5     input[127:0] plaintext,
6     // input from engine_key_generator
7     input transformer_start,
8     input[127:0] round0_key, // pre-round key
9     input[127:0] round1_key,
10    input[127:0] round2_key,
11    input[127:0] round3_key,
12    input[127:0] round4_key,
13    input[127:0] round5_key,
14    input[127:0] round6_key,
15    input[127:0] round7_key,
16    input[127:0] round8_key,
17    input[127:0] round9_key,
18    input[127:0] round10_key,
19    // input from output_interface
20    input output_read,
21    // output to output_interface
22    output[127:0] ciphertext,
23    // control signal output to engine_key_generator, input_interface,
24    //   ↪ output_interface
25    output transformer_done
26);
27
28 // Define registers
29 // -- round transformer done signal
30 reg transformer_done_r;
31 initial transformer_done_r = 0;
32 assign transformer_done = transformer_done_r;
33 // -- round transformer key array
34 reg [127:0] round_keys[10:0];
35 initial resetkeys;
36 // -- round transformer working block register
37 reg [127:0] state_block;
38 initial state_block = 128'h00000000000000000000000000000000;
39 // -- loop counter
40 reg [3:0] i; // max 15 counts
41 initial i = 4'h0;
42 // -- sub-loop counter
43 reg [1:0] i_i;
44 initial i_i = 2'b00;
45 // -- round transformer ciphertext register
46 reg [127:0] ciphertext_r;
47 initial ciphertext_r = 128'h00000000000000000000000000000000;
48 assign ciphertext = ciphertext_r;
49
50 // Main Logic
51 always @(posedge clk) begin
52     // negedge rst_ or posedge output_read
53     if (!rst_ || output_read) begin
54         //reset logic
55         resetcipher;
56         resetkeys;
```



```

56     state_block <= 128'h00000000000000000000000000000000;
57     transformer_done_r <= 0;
58     i <= 0;
59 end
60 else begin
61     // normal clock
62     // transformer start cmd issued
63     if (transformer_start) begin
64
65         if (i == 0) begin
66             // for loop pre-iteration
67
68             // sub-loop step 0
69             if (i_i == 0) begin
70                 transformer_done_r <= 0;
71                 // read plaintext
72                 state_block <= plaintext;
73
74                 i_i <= i_i + 1;
75             end
76             // sub-loop step 1
77             else if (i_i == 1) begin
78                 $display("Plaintext:");
79                 print_matrix(state_block);
80                 // read round keys
81                 round_keys[0] <= round0_key;
82                 round_keys[1] <= round1_key;
83                 round_keys[2] <= round2_key;
84                 round_keys[3] <= round3_key;
85                 round_keys[4] <= round4_key;
86                 round_keys[5] <= round5_key;
87                 round_keys[6] <= round6_key;
88                 round_keys[7] <= round7_key;
89                 round_keys[8] <= round8_key;
90                 round_keys[9] <= round9_key;
91                 round_keys[10] <= round10_key;
92
93                 i_i <= i_i + 1;
94             end
95             // sub-loop step 2
96             else if (i_i == 2) begin
97                 // pre-round key
98                 state_block <= state_block ^ round_keys[0];
99
100                 i_i <= i_i + 1;
101             end
102             // sub-loop step 3
103             else if (i_i == 3) begin
104                 $display("Pre-Round State:");
105                 print_matrix(state_block);
106             end
107         end
108
109         if ( i > 0 && i < 10) begin
110             // for loop iterations 1-9
111
112             // encryption rounds
113             //// for (i=1; i<10; i=i+1) begin

```

```

114 // Rijndael
115 // -- SubBytes
116 // state_block <= SubBytes(state_block);
117 // actually, using TBOX already does SubBytes (aes_tbox(byte,1) ==
118 //   ↪ aes_sbox(byte))
119 if (i_i == 0) begin
120     // -- ShiftRow
121     state_block <= ShiftRow(state_block);
122     i_i <= i_i + 1;
123 end
124 else if (i_i == 1) begin
125     // -- MixCol
126     state_block <= MixCol(state_block);
127     i_i <= i_i + 1;
128 end
129 else if (i_i == 2) begin
130     // -- Key XOR
131     state_block <= state_block ^ round_keys[i];
132     i_i <= i_i + 1;
133 end
134 else if (i_i == 3) begin
135     // -- Print
136     $write("Round %0d State:", i);
137     $display("");
138     print_matrix(state_block);
139 end
140 end
141
142 if (i == 10) begin
143     // for loop iteration 10 (last iteration)
144
145     // last round
146     if (i_i == 0) begin
147         // -- SubBytes
148         state_block <= SubBytes(state_block);
149         i_i <= i_i + 1;
150     end
151     else if (i_i == 1) begin
152         // -- ShiftRow
153         state_block <= ShiftRow(state_block);
154         i_i <= i_i + 1;
155     end
156     else if (i_i == 2) begin
157         // -- Key XOR
158         state_block <= state_block ^ round_keys[10];
159         i_i <= i_i + 1;
160     end
161     else if (i_i == 3) begin
162         // -- Print
163         $display("Round 10 State / Ciphertext:");
164         print_matrix(state_block);
165         // output ciphertext
166         ciphertext_r <= state_block;
167         transformer_done_r <= 1;
168     end
169 end
170

```

```

171         // if output is ready, but has not been read yet
172         // just idle; by not incrementing i
173         if (i < 10 && i_i == 3) begin
174             // 0 <= i <= 10, increment normally
175             // update for loop i
176             i <= i + 1;
177             i_i <= 0;
178         end
179
180     end
181 end
182 end
183
184 // Define functions
185 // -- Reset functions
186 task resetcipher;
187     begin
188         ciphertext_r <= 128'h00000000000000000000000000000000;
189     end
190 endtask
191 task resetkeys;
192     begin
193         round_keys[0] <= 128'h00000000000000000000000000000000;
194         round_keys[1] <= 128'h00000000000000000000000000000000;
195         round_keys[2] <= 128'h00000000000000000000000000000000;
196         round_keys[3] <= 128'h00000000000000000000000000000000;
197         round_keys[4] <= 128'h00000000000000000000000000000000;
198         round_keys[5] <= 128'h00000000000000000000000000000000;
199         round_keys[6] <= 128'h00000000000000000000000000000000;
200         round_keys[7] <= 128'h00000000000000000000000000000000;
201         round_keys[8] <= 128'h00000000000000000000000000000000;
202         round_keys[9] <= 128'h00000000000000000000000000000000;
203         round_keys[10] <= 128'h00000000000000000000000000000000;
204     end
205 endtask
206 // -- Print functions
207 // Function to print a 128-bit register as a 4x4 table of two hex digits in
208 // ↪ column-major order
209 task print_matrix(input [127:0] data);
210     begin
211         // Print the 4x4 table
212         $write("%02X %02X %02X %02X\n", data[127:120], data[95:88], data[63:56],
213             ↪ data[31:24]);
214         $write("%02X %02X %02X %02X\n", data[119:112], data[87:80], data[55:48],
215             ↪ data[23:16]);
216         $write("%02X %02X %02X %02X\n", data[111:104], data[79:72], data[47:40],
217             ↪ data[15:8]);
218         $write("%02X %02X %02X %02X\n", data[103:96], data[71:64], data[39:32],
219             ↪ data[7:0]);
220     end
221 endtask
222
223 // AES Functions
224 // -- AES SBOX SubBytes on state block
225 function [127:0] SubBytes(input [127:0] input_block);
226     //? since aes_tbox(byte,1) == aes_sbox(byte)
227     //? we could just do aes_tbox(byte,1)
228     //? to avoid importing aes_sbox

```

```

224 //? but actually, last round needs SubBytes without MixCol, so AES_SBOX still
    ↳ needed!
225 begin
226     SubBytes = {
227         aes_sbox(input_block[127:120]), aes_sbox(input_block[119:112]),
228         aes_sbox(input_block[111:104]), aes_sbox(input_block[103:96]),
229         aes_sbox(input_block[95:88]), aes_sbox(input_block[87:80]),
230         aes_sbox(input_block[79:72]), aes_sbox(input_block[71:64]),
231         aes_sbox(input_block[63:56]), aes_sbox(input_block[55:48]),
232         aes_sbox(input_block[47:40]), aes_sbox(input_block[39:32]),
233         aes_sbox(input_block[31:24]), aes_sbox(input_block[23:16]),
234         aes_sbox(input_block[15:8]), aes_sbox(input_block[7:0])
235     };
236 end
237 endfunction
238 // -- AES ShiftRow on state block
239 function [127:0] ShiftRow(input [127:0] input_block);
240     reg [127:0] roworder;
241     reg [127:0] shiftedroworder;
242     begin
243         //! rotword on logical rows! not collums
244         // column order to row order
245         roworder = {
246             input_block[127:120], input_block[95:88], input_block[63:56],
247             ↳ input_block[31:24],
248             input_block[119:112], input_block[87:80], input_block[55:48],
249             ↳ input_block[23:16],
250             input_block[111:104], input_block[79:72], input_block[47:40],
251             ↳ input_block[15:8],
252             input_block[103:96], input_block[71:64], input_block[39:32],
253             ↳ input_block[7:0]
254         };
255         // circular left shift
256         shiftedroworder = {
257             roworder[127:96], // First row (unchanged)
258             roworder[95:64]), // Circular left-shift the second
259             ↳ row by 1
260             roworder(roworder[63:32])), // Circular left-shift the third
261             ↳ row by 2
262             roworder(roworder(roworder[31:0])) // Circular left-shift the fourth
263             ↳ row by 3
264         };
265         // row order back to column order
266         ShiftRow = {
267             shiftedroworder[127:120], shiftedroworder[95:88], shiftedroworder[63:56],
268             ↳ shiftedroworder[31:24],
269             shiftedroworder[119:112], shiftedroworder[87:80], shiftedroworder[55:48],
270             ↳ shiftedroworder[23:16],
271             shiftedroworder[111:104], shiftedroworder[79:72], shiftedroworder[47:40],
272             ↳ shiftedroworder[15:8],
273             shiftedroworder[103:96], shiftedroworder[71:64], shiftedroworder[39:32],
274             ↳ shiftedroworder[7:0]
275         };
276     end
277 endfunction
278 // -- Function for rotate words
279 function [31:0] rotword(input [31:0] word);
280     begin

```

```

270 // circular left shift of words
271 // b0, b1, b2, b3 ==> b1, b2, b3, b0
272 rotword = {word[23:0], word[31:24]};
273 end
274 endfunction
275 // -- AES MixCol on state block
276 function [127:0] MixCol(input [127:0] input_block);
277 begin
278 // IMPLEMENTATION USING AES_TBOX
279 MixCol = {
280 // if column = {a, b, c, d}
281 // then AES TBOX is
282 // a = TBOX(a)[02] ^ TBOX(b)[03] ^ TBOX(c)[01] ^ TBOX(d)[01]
283 // b = TBOX(a)[01] ^ TBOX(b)[02] ^ TBOX(c)[03] ^ TBOX(d)[01]
284 // c = TBOX(a)[01] ^ TBOX(b)[01] ^ TBOX(c)[02] ^ TBOX(d)[03]
285 // d = TBOX(a)[03] ^ TBOX(b)[01] ^ TBOX(c)[01] ^ TBOX(d)[02]
286 // using our TBOX implementation
287 // a = aes_tbox(a,2) ^ aes_tbox(b,3) ^ aes_tbox(c,1) ^ aes_tbox(d,1)
288 // b = aes_tbox(a,1) ^ aes_tbox(b,2) ^ aes_tbox(c,3) ^ aes_tbox(d,1)
289 // c = aes_tbox(a,1) ^ aes_tbox(b,1) ^ aes_tbox(c,2) ^ aes_tbox(d,3)
290 // d = aes_tbox(a,3) ^ aes_tbox(b,1) ^ aes_tbox(c,1) ^ aes_tbox(d,2)
291 // but our {a,b,c,d} columns are:
292 // Column 1: a=input_block[127:120], b=input_block[119:112],
293 //           c=input_block[111:104], d=input_block[103:96]
294 // Column 2: a=input_block[95:88], b=input_block[87:80],
295 //           c=input_block[79:72], d=input_block[71:64]
296 // Column 3: a=input_block[63:56], b=input_block[55:48],
297 //           c=input_block[47:40], d=input_block[39:32]
298 // Column 4: a=input_block[31:24], b=input_block[23:16],
299 //           c=input_block[15:8], d=input_block[7:0]
300 // so we have to substitute each a,b,c,d value for each column with the
301 // index references above:
302
303 // Column 1
304 {
305 //CM Row 1*/
306 {aes_tbox(input_block[127:120], 2) ^ aes_tbox(input_block[119:112], 3) ^
307 //           c=input_block[111:104], d=input_block[103:96],
308 //           1)},
309 //CM Row 2*/
310 {aes_tbox(input_block[127:120], 1) ^ aes_tbox(input_block[119:112], 2) ^
311 //           c=input_block[111:104], d=input_block[103:96],
312 //           3) ^ aes_tbox(input_block[103:96],
313 //           1)},
314 //CM Row3*/
315 {aes_tbox(input_block[127:120], 1) ^ aes_tbox(input_block[119:112], 1) ^
316 //           c=input_block[111:104], d=input_block[103:96],
317 //           2) ^ aes_tbox(input_block[103:96],
318 //           3)},
319 //CM Row4*/
320 {aes_tbox(input_block[127:120], 3) ^ aes_tbox(input_block[119:112], 1) ^
321 //           c=input_block[111:104], d=input_block[103:96], 2)}
322 },
323 // Column 2
324 {
325 //CM Row 1*/
326 {aes_tbox(input_block[95:88], 2) ^ aes_tbox(input_block[87:80], 3) ^
327 //           c=input_block[79:72], d=input_block[71:64], 1)},
328 //CM Row 2*/

```

```

315     {aes_tbox(input_block[95:88], 1) ^ aes_tbox(input_block[87:80], 2) ^
      ↪ aes_tbox(input_block[79:72], 3) ^ aes_tbox(input_block[71:64], 1)},
316     /*CM Row3*/
317     {aes_tbox(input_block[95:88], 1) ^ aes_tbox(input_block[87:80], 1) ^
      ↪ aes_tbox(input_block[79:72], 2) ^ aes_tbox(input_block[71:64], 3)},
318     /*CM Row4*/
319     {aes_tbox(input_block[95:88], 3) ^ aes_tbox(input_block[87:80], 1) ^
      ↪ aes_tbox(input_block[79:72], 1) ^ aes_tbox(input_block[71:64], 2)}
320 },
321 // Column 3
322 {
323     /*CM Row 1*/
324     {aes_tbox(input_block[63:56], 2) ^ aes_tbox(input_block[55:48], 3) ^
      ↪ aes_tbox(input_block[47:40], 1) ^ aes_tbox(input_block[39:32], 1)},
325     /*CM Row 2*/
326     {aes_tbox(input_block[63:56], 1) ^ aes_tbox(input_block[55:48], 2) ^
      ↪ aes_tbox(input_block[47:40], 3) ^ aes_tbox(input_block[39:32], 1)},
327     /*CM Row3*/
328     {aes_tbox(input_block[63:56], 1) ^ aes_tbox(input_block[55:48], 1) ^
      ↪ aes_tbox(input_block[47:40], 2) ^ aes_tbox(input_block[39:32], 3)},
329     /*CM Row4*/
330     {aes_tbox(input_block[63:56], 3) ^ aes_tbox(input_block[55:48], 1) ^
      ↪ aes_tbox(input_block[47:40], 1) ^ aes_tbox(input_block[39:32], 2)}
331 },
332 // Column 4
333 {
334     /*CM Row 1*/
335     {aes_tbox(input_block[31:24], 2) ^ aes_tbox(input_block[23:16], 3) ^
      ↪ aes_tbox(input_block[15:8], 1) ^ aes_tbox(input_block[7:0], 1)},
336     /*CM Row 2*/
337     {aes_tbox(input_block[31:24], 1) ^ aes_tbox(input_block[23:16], 2) ^
      ↪ aes_tbox(input_block[15:8], 3) ^ aes_tbox(input_block[7:0], 1)},
338     /*CM Row3*/
339     {aes_tbox(input_block[31:24], 1) ^ aes_tbox(input_block[23:16], 1) ^
      ↪ aes_tbox(input_block[15:8], 2) ^ aes_tbox(input_block[7:0], 3)},
340     /*CM Row4*/
341     {aes_tbox(input_block[31:24], 3) ^ aes_tbox(input_block[23:16], 1) ^
      ↪ aes_tbox(input_block[15:8], 1) ^ aes_tbox(input_block[7:0], 2)}
342 }
343 };
344
345 end
346 endfunction
347
348 // AES BOX Substitutions
349 // -- Function for AES SBOX
350 function [7:0] aes_sbox(input [7:0]in);
351     begin
352         case(in) // synopsys full_case parallel_case
353             8'h00: aes_sbox=8'h63;

```

```

608             8'hff: aes_sbox=8'h16;
609         endcase
610     end
611 endfunction
612 // -- Function for AES SBOX
613 function [7:0] aes_tbox(input [7:0]in, input integer mult);
614     // full_tbox maps to {Srd, 2*Srd, 3*Srd}

```

```

615     reg [23:0] full_tbox;
616     begin
617         case(in)      // synopsys full_case parallel_case
618             8'h00: full_tbox=24'b101001011100011001100011;

```

```

873             8'hff: full_tbox=24'b001110100010110000010110;
874         endcase
875         // split for required mult
876         // Constant matrix:
877         // 02 03 01 01
878         // 01 02 03 01
879         // 01 01 02 03
880         // 03 01 01 02
881         // where, for AES TBOX
882         // 03 = [23:16]
883         // 02 = [15:8]
884         // 01 = [7:0]
885         case (mult)
886             3: aes_tbox = full_tbox[23:16];
887             2: aes_tbox = full_tbox[15:8];
888             1: aes_tbox = full_tbox[7:0];
889         endcase
890     end
891 endfunction
892
893 endmodule

```

6.3.5 Output Interface

```

1  // Define module IO
2  module output_interface(
3      input rst_, clk,
4      // input from engine_round_transformer
5      input transformer_done,
6      input[127:0] ciphertext,
7      // outputs
8      output[7:0] data_out,
9      output data_ok,
10     output output_read
11 );
12
13 // Define registers
14 // -- ciphertext hold register
15 reg [127:0] output_hold;
16 initial output_hold = 128'h00000000000000000000000000000000;
17 // -- output register
18 reg [7:0] output_port;
19 initial output_port = 8'h00;
20 assign data_out = output_port;
21 // -- output control signals
22 reg data_ok_r;
23 initial data_ok_r = 0;
24 assign data_ok = data_ok_r;
25 reg output_read_r;
26 initial output_read_r = 0;
27 assign output_read = output_read_r;

```

```

28 // -- internal control signals
29 reg[4:0] i;
30 initial i = 5'b00000;
31
32 // Main Logic
33 always @(posedge clk) begin
34     // reset
35     if (!rst_) begin
36         output_hold <= 128'h00000000000000000000000000000000;
37         output_port <= 8'h00;
38         i <= 5'b00000;
39         output_read_r <= 0;
40     end
41     // output latch logic
42     else if (transformer_done && i==0) begin
43         // ? add check here to see if output_read is finished
44         // ? not needed; it takes 8 clock cycles to output the ciphertext
45         // ? and 8 clock cycles to input the new plaintext
46         // ? therefore these two tasks may be done independently and simultaneously
47         // ? without any conflicts
48         // copy ciphertext
49         output_hold <= ciphertext;
50         // set i to begin
51         i <= 1;
52     end
53     // normal clock
54     else begin
55         if (i == 0) begin
56             // idling
57             output_read_r <= 0;
58         end
59         else if (i == 1) begin
60             // read first byte and set output data ok
61             output_port <= output_hold[127:120];
62             data_ok_r <= 1;
63
64             output_hold <= output_hold << 8;
65         end
66         else if (i <= 16) begin
67             // sequentially shift and output bytes 2-16
68             // output_hold <= output_hold << 8;
69             output_port <= output_hold[127:120];
70             output_hold <= output_hold << 8;
71         end
72         if (i == 16) begin
73             output_read_r <= 1;
74             // ? this needs to be done earlier due to asynchronous assign
75         end
76         // increment i counter to next byte
77         if (i >= 1 && i < 17) begin
78             i <= i + 1;
79         end
80         else if (i == 17) begin
81             // finished outputting reset
82             data_ok_r <= 0;
83             output_hold <= 128'h00000000000000000000000000000000;
84             output_port <= 8'h00;
85             i <= 5'b00000;

```



```
86         output_read_r <= 0;  
87     end  
88 end  
89 end  
90  
91 endmodule
```

6.4 Testbench

Below is the testbench code used to debug each submodule of the system and the top module. It generates the signals shown in each of the waveform displays in the RTL Simulation section.

6.4.1 Top Module

```
1  `timescale 1ns/1ns // define simulation timescale
2
3  // define testbench module for aes_engine
4  module aes_engine_tb();
5
6  // define tb registers and wires
7  reg clk_tb = 0;
8  reg rst_tb = 0;
9
10 reg[7:0] din_tb = 0;
11 reg[1:0] cmd_tb = 0;
12
13 wire ready_tb, dok_tb;
14 wire[7:0] dout_tb;
15
16 // define tb for dout
17 reg[127:0] cipher_out;
18 initial cipher_out = 128'h00000000000000000000000000000000;
19
20 // define tb->aes_engine connections
21 aes_engine i_uut
22 (
23     .clk(clk_tb),
24     .rst(rst_tb),
25
26     .din(din_tb),
27     .cmd(cmd_tb),
28
29     .interface_ready(ready_tb),
30
31     .dout(dout_tb),
32     .data_ok(dok_tb)
33 );
34
35 // set periodic clock pulse every 1ns
36 always clk_tb = #1 ~clk_tb;
37
38 // state defines
39 localparam C_ID = 2'b00; // Idle state
40 localparam C_SP = 2'b01; // Set plaintext state
41 localparam C_SK = 2'b10; // Set key state
42 localparam C_ST = 2'b11; // Start encryption
43
44 // set callback for reading data
45 // read data
46 always @(negedge clk_tb) begin
47     if (dok_tb) begin
48         // append one byte to cipher_out reading register
```

```

49     cipher_out = { cipher_out[119:0], dout_tb };
50 end
51 end
52
53 // set testing sequence signals
54 initial begin
55     // reset everything
56     rst_tb = 0;
57     #2;
58     rst_tb = 1;
59     #2;
60
61     // enter plaintext
62     cmd_tb = C_SP;
63     din_tb = 8'h00;

```

```

100 // enter key
101 cmd_tb = C_SK;
102 din_tb = 8'h24;

```

```

139 // Start command
140 cmd_tb = C_ST;
141
142 // wait for data to be ok to go high
143 @(posedge dok_tb)
144 begin
145     // Idle input interface
146     cmd_tb = C_ID;
147     // ? OR start inputting next plaintext
148
149     // Read output ciphertext
150     // in the routine above
151 end
152
153 // Signal read finished
154 // wait for data_ok to go low again
155 @(negedge dok_tb) begin
156     $display("-----");
157     $display("Recieved ciphertext from output_interface: ");
158     $write("%02X %02X %02X %02X\n", cipher_out[127:120], cipher_out[95:88],
159         ↪ cipher_out[63:56], cipher_out[31:24]);
159     $write("%02X %02X %02X %02X\n", cipher_out[119:112], cipher_out[87:80],
160         ↪ cipher_out[55:48], cipher_out[23:16]);
160     $write("%02X %02X %02X %02X\n", cipher_out[111:104], cipher_out[79:72],
161         ↪ cipher_out[47:40], cipher_out[15:8]);
161     $write("%02X %02X %02X %02X\n", cipher_out[103:96], cipher_out[71:64],
162         ↪ cipher_out[39:32], cipher_out[7:0]);
162     #10;
163     $finish;
164 end
165
166 end
167
168 endmodule

```

6.4.2 Input Interface

```
1  `timescale 1ns/1ns // define simulation timescale
2
3  // define testbench module for input_interface
4  module input_interface_tb();
5
6  // define tb registers and wires
7  reg clk_tb = 0;
8  reg rst_tb = 0;
9
10 reg[7:0] din_tb = 0;
11 reg[1:0] cmd_tb = 0;
12 reg engind = 0;
13
14 wire ready_w;
15 wire enginC_w;
16 wire[127:0] plain_tb;
17 wire[127:0] key_tb;
18
19 // define tb->input_interface connections
20 input_interface i_uut
21 (
22     .clk      (clk_tb),
23     .rst_     (rst_tb),
24     .din      (din_tb),
25     .cmd      (cmd_tb),
26     .ready    (ready_w),
27     .transformer_done (engind), // AES engine OK signal return
28     .key_start (enginC_w), // AES key START signal send
29     .plain_out (plain_tb), // -> AES engine PLAINTEXT
30     .key_out   (key_tb) // -> AES engine KEY
31 );
32 // set periodic clock pulse every 1ns
33 always clk_tb = #1 ~clk_tb;
34
35 // state defines
36 localparam C_ID = 2'b00; // Idle state
37 localparam C_SP = 2'b01; // Set plaintext state
38 localparam C_SK = 2'b10; // Set key state
39 localparam C_ST = 2'b11; // Start encryption
40 // Enter this into the command console to add a custom radix for this
41 // radix define InputCommand {2'b00 "ID" -color blue, 2'b01 "SP" -color yellow,
42 // ↪ 2'b10 "SK" -color orange, 2'b11 "ST" -color red}
43 // radix define ReadyBusy {0 "BUSY" -color red, 1 "READY" -color blue, -default
44 // ↪ symbolic}
45
46 // set testing sequence signals
47 initial begin
48     engind = 1; // AES engine done / idle
49
50     // reset input interface
51     rst_tb = 0;
52     #2;
53     rst_tb = 1;
54     #2;
55
56     // enter plaintext
```

```

55     cmd_tb = C_SP;
56     din_tb = 8'h00;

```

```

89     // Idle
90     cmd_tb = C_ID;
91     #2;
92
93     // enter key
94     cmd_tb = C_SK;
95     din_tb = 8'h24;

```

```

132    // Start command
133    cmd_tb = C_ST;
134    engind = 0; // AES engine not done / busy
135    #2;
136    #2;
137    #2;
138    #2;
139    #2;
140    #2;
141    #2;
142    #2;
143    engind = 1; // Engine done
144    #2;
145
146    // Idle
147    cmd_tb = C_ID;
148    #2;
149    $finish;
150 end
151
152 endmodule

```

6.4.3 Round Keys Generator

```

1  `timescale 1ns/1ns // define simulation timescale
2
3  // define testbench module for engine_key_generator
4  module engine_key_generator_tb();
5
6  // define tb registers and wires
7  reg clk_tb = 0;
8  reg rst_tb = 0;
9
10 reg[127:0] key_in_r = 0;
11 reg start = 0;
12
13 wire transformer_start_w;
14 wire[127:0] rk0; // pre-round key
15 wire[127:0] rk1;
16 wire[127:0] rk2;
17 wire[127:0] rk3;
18 wire[127:0] rk4;
19 wire[127:0] rk5;
20 wire[127:0] rk6;

```

```

21 wire[127:0] rk7;
22 wire[127:0] rk8;
23 wire[127:0] rk9;
24 wire[127:0] rk10;
25
26 // define tb->engine_key_generator connections
27 engine_key_generator i_uut (
28     .rst_      (rst_tb),
29     .clk       (clk_tb),
30     .key_in    (key_in_r),
31     .key_start  (start),
32     .transformer_start (transformer_start_w),
33     .round0_key (rk0),
34     .round1_key (rk1),
35     .round2_key (rk2),
36     .round3_key (rk3),
37     .round4_key (rk4),
38     .round5_key (rk5),
39     .round6_key (rk6),
40     .round7_key (rk7),
41     .round8_key (rk8),
42     .round9_key (rk9),
43     .round10_key (rk10)
44 );
45
46 // set periodic clock pulse every 1ns
47 always clk_tb = #1 ~clk_tb;
48
49 // set testing sequence signals
50 initial begin
51     start = 0;
52
53     // reset module
54     rst_tb = 0;
55     #2;
56     rst_tb = 1;
57     #2;
58
59     // set key
60     key_in_r = 128'h2475A2B33475568831E2120013AA5487;
61     #2;
62     //start
63     start = 1;
64     #500;
65     $finish;
66 end
67
68 endmodule

```

6.4.4 Round Transformer

```

1  `timescale 1ns/1ns // define simulation timescale
2
3  // define testbench module for aes_engine
4  module engine_round_transformer_tb();
5

```

```

6 // define tb registers and wires
7 reg clk_tb = 0;
8 reg rst_tb = 0;
9 // -- inputs
10 reg [127:0] plain_tb = 128'h00041214120412000C00131108231919;
11 reg transformer_start_tb;
12 initial transformer_start_tb = 0;
13 reg output_read_tb;
14 initial output_read_tb = 0;
15 // -- input keys
16 reg[127:0] round0_key_tb = 128'h2475A2B33475568831E2120013AA5487; // pre-round
    ↪ key
17 reg[127:0] round1_key_tb = 128'h8955B5CEBD20E3468CC2F1469F68A5C1;
18 reg[127:0] round2_key_tb = 128'hCE53CD1573732E53FFB1DF1560D97AD4;
19 reg[127:0] round3_key_tb = 128'hFF8985C58CFAAB96734B748313920E57;
20 reg[127:0] round4_key_tb = 128'hB822DEB834D8752E479301AD54010FFA;
21 reg[127:0] round5_key_tb = 128'hD454F398E08C86B6A71F871BF31E88E1;
22 reg[127:0] round6_key_tb = 128'h86900B95661C8D23C1030A38321D82D9;
23 reg[127:0] round7_key_tb = 128'h62833EB6049FB395C59CB9ADF7813B74;
24 reg[127:0] round8_key_tb = 128'hEE61ACDEEAFE1F4B2F62A6E6D8E39D92;
25 reg[127:0] round9_key_tb = 128'hE43FE3BF0EC1FCF421A35A12F940C780;
26 reg[127:0] round10_key_tb = 128'hDBF92E26D538D2D2F49B88C00DDB4F40;
27 // -- outputs
28 wire [127:0] ciphertext_tb;
29 wire transformer_done_tb;
30
31 // define tb->engine_round_transformer connections
32 engine_round_transformer i_uut
33 (
34     .clk(clk_tb),
35     .rst(rst_tb),
36
37     // inputs
38     .plaintext      (plain_tb),
39     .transformer_start (transformer_start_tb),
40     .output_read     (output_read_tb),
41     // -- keys
42     .round0_key      (round0_key_tb),
43     .round1_key      (round1_key_tb),
44     .round2_key      (round2_key_tb),
45     .round3_key      (round3_key_tb),
46     .round4_key      (round4_key_tb),
47     .round5_key      (round5_key_tb),
48     .round6_key      (round6_key_tb),
49     .round7_key      (round7_key_tb),
50     .round8_key      (round8_key_tb),
51     .round9_key      (round9_key_tb),
52     .round10_key     (round10_key_tb),
53
54     // outputs
55     .ciphertext      (ciphertext_tb),
56     .transformer_done (transformer_done_tb)
57 );
58
59 // set periodic clock pulse every 1ns
60 always clk_tb = #1 ~clk_tb;
61
62 // set testing sequence signals

```

```

63 initial begin
64     // reset round transformer
65     rst_tb = 0;
66     #2;
67     rst_tb = 1;
68     #2;
69
70     // inputs set at the beggining of program
71
72     // start encryption rounds
73     transformer_start_tb = 1;
74
75     // wait for finish
76     // wait for transofrmer done to go high
77     @(posedge transformer_done_tb)
78     begin
79         // Idle
80         #20;
81         // Signal that ouput has been read
82         // (simulating output_interface input signal)
83         transformer_start_tb = 0;
84         output_read_tb = 1;
85         #10;
86         output_read_tb = 0;
87         #10;
88         $finish;
89     end
90
91 end
92
93 endmodule

```

6.4.5 Output Interface

```

1  `timescale 1ns/1ns // define simulation timescale
2
3  // define testbench module for output_interface
4  module output_interface_tb();
5
6  // define tb registers and wires
7  reg clk_tb = 0;
8  reg rst_tb = 0;
9
10 reg[127:0] cipher_in;
11 initial cipher_in = 128'hBC028BD3E0E3B195550D6DF8E6F18241;
12
13 reg transformer_done_r;
14
15 wire[7:0] data_out;
16 wire data_ok, output_read;
17
18 // define tb for dout
19 reg[127:0] cipher_out;
20 initial cipher_out = 128'h00000000000000000000000000000000;
21
22 // define tb->output_interface connections

```



```

23 output_interface i_uut
24 (
25     .clk          (clk_tb),
26     .rst_         (rst_tb),
27
28     .transformer_done  (transformer_done_r),
29     .ciphertext        (cipher_in),
30
31     .data_out          (data_out),
32     .data_ok           (data_ok),
33     .output_read       (output_read)
34
35 );
36 // set periodic clock pulse every 1ns
37 always clk_tb = #1 ~clk_tb;
38
39 // set callback for reading data
40 // read data
41 always @(negedge clk_tb) begin
42     if (data_ok) begin
43         // append one byte to cipher_out reading register
44         cipher_out = { cipher_out[119:0], data_out };
45     end
46 end
47
48 // set testing sequence signals
49 initial begin
50     // reset output interface
51     rst_tb = 0;
52     #2;
53     rst_tb = 1;
54     #2;
55
56     // simulate aes_engine output ready
57     transformer_done_r = 1;
58
59     // wait for data_ok to go low again
60     @(negedge data_ok) begin
61         $display("Recieved ciphertext from output_interface: ");
62         $write("%02X %02X %02X %02X\n", cipher_out[127:120], cipher_out[95:88],
63             ↪ cipher_out[63:56], cipher_out[31:24]);
64         $write("%02X %02X %02X %02X\n", cipher_out[119:112], cipher_out[87:80],
65             ↪ cipher_out[55:48], cipher_out[23:16]);
66         $write("%02X %02X %02X %02X\n", cipher_out[111:104], cipher_out[79:72],
67             ↪ cipher_out[47:40], cipher_out[15:8]);
68         $write("%02X %02X %02X %02X\n", cipher_out[103:96], cipher_out[71:64],
69             ↪ cipher_out[39:32], cipher_out[7:0]);
70         #2;
71         $finish;
72     end
73 end
74
75 endmodule

```