AES ENCRYPTION COPROCESSOR

Name Luigi Pizzolito

Student No. 1820212015

Class 13222101

Department School of Information &

Electronics

Email luigi.pizzolito@hotmail.com

Date April 16, 2024



Contents

1	RTI	∡ Desigr	1	1
	1.1	Systen	n Design	1
	1.2	Modul	le Interconnects	1
2	RTI	Imple	mentation	3
	2.1	Sub-M	Iodules	3
		2.1.1	Input Interface	3
			2.1.1.1 Finite-State Machine Design	4
		2.1.2	Round Keys Generator	5
		2.1.3	Round Transformer	7
		2.1.4	Output Interface	8
	2.2	Top M	Iodule	9
		2.2.1	AES Engine	9
3	RTI	. Simula	ation	11
	3.1	Top M	Iodule: AES Engine	12
		3.1.1	Waveforms	12
		3.1.2	Console Output	16
	3.2	Sub-M	Iodules	17
		3.2.1	Input Interface	17
			3.2.1.1 Waveforms	17
		3.2.2	Round Keys Generator	18
			3.2.2.1 Waveforms	18
			3.2.2.2 Console Output	18
		3.2.3	Round Transformer	19
			3.2.3.1 Waveforms	19
			3.2.3.2 Console Output	19
		3.2.4	Output Interface	20
			3.2.4.1 Waveforms	20
			3.2.4.2 Console Output	20
4	Deb	ugging	& Optimisation	21
-	4.1		ging	21
		4.1.1	Round Keys Generator Algorithm	21

		4.1.2	Round Transformer Algorithm
	4.2	Optim	isation
		4.2.1	Checking for Round Keys Re-use
		4.2.2	Concurrent Pipelining
5	RTL	Syntho	esis 25
	5.1	Prepar	ing for Synthesis
	5.2	Synthe	sis Results
		5.2.1	Synthesis Schematics
			5.2.1.1 Top Module
			5.2.1.2 Input Interface
			5.2.1.3 Round Keys Generator
			5.2.1.4 Round Transformer
			5.2.1.5 Output Interface
		5.2.2	Synopsis Synthesis Reports
			5.2.2.1 Area Report
			5.2.2.2 Timing Report
			5.2.2.3 Power Report
6	Veri	log Cod	de 42
	6.1	Using	IVerilog and GTKWave
	6.2		nthesis
		6.2.1	Top Module
		6.2.2	Input Interface
		6.2.3	Round Keys Generator
		6.2.4	Round Transformer
		6.2.5	
	6.3	Synthe	esis Ready
		6.3.1	Top Module
		6.3.2	Input Interface
		6.3.3	Round Keys Generator
		6.3.4	Round Transformer
		6.3.5	Output Interface
	6.4	Testbe	nch
		6.4.1	Top Module
		6.4.2	Input Interface
		6.4.3	Round Keys Generator
		6.4.4	Round Transformer
		6.4.5	Output Interface

1. RTL Design

This section documents the RTL design of the system, such as the submodules and their interconnects.

1.1 System Design

Below is the system block diagram. We have four submodules, their data interconnects (solid arrows) and control signal interconnects (dashed arrows).




Figure 1.1: System block diagram

1.2 Module Interconnects

The input_interface and output_interface submodules handle the chip I/O (parallel-to-serial conversion) as well as the FSM used to process the input commands.

The key_generator generates the expanded round keys from the initial cipherkey, while the round_transformer performs the AES encryption and generates the ciphertext.

Note the design of the control signals, which are indicated by the dashed arrows. They signal when modules should start or when modules should reset (in addition to the RST_line). Clever design of these control signals allow pipelining of the next plaintext blocks to be encrypted, as later described in this report. Below is a detailed description of the function of each control signal:

• key_start signals that the key from input_interface is valid and key_generator may begin generating the round keys.

- transformer_start signals that the round keys have been generated and are valid and round_transformer may begin the encryption rounds.
- transformer_done signals that the encryption process is complete and ciphertext is valid. This signal accomplishes two tasks:
 - Signalling to the output_interface that ciphertext is valid and it can set OK and begin output.
 - Signalling to the input_interface that the encryption is complete and it may return from the start encryption state to the idle state (return to interface ready).
- output_read signals to the round_transformer that the ciphertext output was read, so it may reset its internal registers to be ready for the next plaintext encryption round.

2. RTL Implementation

This section describes the implementation details comprehensively and showcases the Verilog code used for the implementation.

2.1 Sub-Modules

Each module implementation from the system design is described in this section.

2.1.1 Input Interface

The input interface takes in a command (2-bit) determining the operation (idle, set plaintext, set key & start encryption). The data input is done in serial, one byte at a time.

This module outputs a 128-bit parallel plaintext and cipherkey to the aes_engine modules. As well as a ready output signal which goes high when the input interface is ready to accept commands.

The control signals for this module are as follows:

- key_start output signal to trigger the start of aes_engine.
- transformer_done input signal from aes_engine to determine when encryption is
 finished and this module can return from the start encrypt state to idle and reset it's
 plaintext.

In order to simplify the implementation; some Verilog tasks are used for resetting the internal state & some control signals are automatically generated from the FSM state using assign statements (such as the key_start signal when the current state is the start encryption command, and we have received 16 bytes of plaintext and cipherkey).

2.1.1.1 Finite-State Machine Design

This logic is implemented via a finite-state machine (FSM), whose state depends on both the input command, the counter for the serial-to-parallel receiver & the state of the control signals. Below is the state transition diagram for this FSM:




Figure 2.1: FSM for the input interface.

The initial state is the S_ID idle state. Then we can see that the input command will determine the next state. In the set plaintext (S_SP) and the set key (S_SK) states, until 16 bytes have been received through the serial data in, the state does not return to idle. In the start encryption state, we issue the engine_start signal an wait for the engine_done signal before returning to idle.

2.1.2 Round Keys Generator

The round keys generator takes in the 128-bit cipherkey from the input interface and the key_start control signal; as this is the first step of the AES engine encryption process.

This module outputs eleven 128-bit parallel round keys (for rounds 0 (pre-round) to round 11). As well as a transformer_start control signal to initiate the encryption round transformer once all the keys are ready.

The control signals for this module are as follows:

- key_start input signal to trigger this module to start generating the round encryption keys.
- transformer_start output signal to start the engine_round_transformer module when the round keys have finished generating.

The logic is implemented via an algorithm which computes the round keys operating on one word (32 bits) at a time.

For
$$i = 0...4R - 1$$
:

$$W_i = \begin{cases} K_i & \text{if } i \leq N \\ W_{i-1} \oplus \text{SubWord}(\text{RotWord}(W_{i-1})) \oplus Rcon_i & \text{if } i \geq N \text{ and } i \equiv 0 \pmod{N} \\ W_{i-1} \oplus \text{SubWord}(W_{i-1}) & \text{if } i \geq N \text{ and } N > 6 \text{ and } i \equiv 4 \pmod{N} \\ W_{i-N} \oplus W_{i-1} & \text{otherwise.} \end{cases}$$

Where:

$$\begin{array}{lll} N & = \text{ the length of the key in 32-bit words ().} \\ K_0, K_1, ..., K_{N-1} & = \text{ the 32-bit words of the original key.} \\ R & = \text{ the number of round keys needed (11 for AES-128).} \\ W_0, W_1, ..., W_{4R-1} & = \text{ the 32-bit words of the expanded key.} \\ \text{RotWord}([b_0 \ b_1 \ b_2 \ b_3]) & = [b_1 \ b_2 \ b_3 \ b_0] \\ \text{SubWord}([b_0 \ b_1 \ b_2 \ b_3]) & = [\text{AES_SBOX}(b_0) \ \text{AES_SBOX}(b_1) \ \text{AES_SBOX}(b_2) \ \text{AES_SBOX}(b_3)] \\ Rcon_i & = [rc_i \ 00_{16} \ 00_{16} \ 00_{16}] \\ & = \begin{cases} 1 & \text{if } i = 1 \\ 2 \cdot rc_{i-1} & \text{if } i > 1 \ \text{and } rc_{i-1} < 80_{16} \\ (2 \cdot rc_{i-1}) \oplus 11B_{16} & \text{if } i > 1 \ \text{and } rc_{i-1} \ge 80_{16} \end{cases}$$

This algorithm can be visualized in Figure 2.2.




Figure 2.2: AES Key Schedule

This is done with the array reg [31:0] w[43:0] which holds all the 44 words for the eleven 128-bit round keys. The counter i is used to unwrap the for loop to perform one iteration per clock cycle, taking a total of 44 clock cycles to compute all the keys and start the engine_round_transformer module.

Additionally, there is a check to see if the requested key expansion is the same as one that has just been previously computed. In this case, the computation is skipped and transformer_start is issued directly as the round keys are already ready.

In order to simplify the implementation:

- Some Verilog tasks are used for resetting the internal state.
- \$write and \$display are used to print the round keys to the console for debugging.
- round_constant, rotword, subword, aes_sbox functions are implemented to perform each step of the algorithm on a word at a time.

2.1.3 Round Transformer

The round transformer takes in the 128-bit plaintext from the input interface, all eleven round keys from engine_key_generator and the transformer_start control signal; as this is the last step of the AES engine encryption process.

This module outputs 128-bit parallel ciphertext. As well as a transformer_done control signal to indicate that the engine is done to the output_interface module and auto-reset other modules.

The control signals for this module are as follows:

- transformer_start input signal to trigger this module to start the encryption rounds.
- tranformer_done output signal to indicate to output_interface that the ciphertext is ready and to reset other modules.
- output_read input signal from output_interface to indicate that the ciphertext output has been read and this module may now auto-reset.

The logic is implemented via the Rijndael algorithm for AES-128. Modified to to use the aes_tbox function which performs both aes_sbox and Gallois field multiplication for column mixing.

1. Pre-round:

1. Round key addition - each byte of the state is added with a byte of the pre-round key using bitwise XOR.

2. Nine Rounds:

1. ShiftRow - a transposition step where the last three rows of the state are shifted cyclically an increasing number of steps.

$$\begin{bmatrix} b_{1,1}b_{2,1}b_{3,2}b_{4,1} \\ b_{1,2}b_{2,2}b_{3,2}b_{4,2} \\ b_{1,3}b_{2,3}b_{3,3}b_{4,3} \\ b_{1,4}b_{2,4}b_{3,4}b_{4,4} \end{bmatrix} \Rightarrow \begin{bmatrix} b_{1,1}b_{2,1}b_{3,2}b_{4,1} \\ b_{2,2}b_{3,2}b_{4,2}b_{1,2} \\ b_{3,3}b_{4,3}b_{1,3}b_{2,3} \\ b_{4,4}b_{1,4}b_{2,4}b_{3,4} \end{bmatrix} \rightarrow 0 \text{ left-shift} \\ \rightarrow 1 \text{ left-shift} \\ \rightarrow 2 \text{ left-shift} \\ \rightarrow 3 \text{ left-shift}$$

2. MixCol - a non-linear substitution step where each byte is replaced with another according to the aes_sbox lookup table. As well as a linear mixing operation which operates on the **columns** of the state, combining the four bytes in each column via matrix multiplication by a constant matrix:

$$\begin{bmatrix} c_0 \\ c_1 \\ c_2 \\ c_3 \end{bmatrix} = \begin{bmatrix} 02 & 03 & 01 & 01 \\ 01 & 02 & 03 & 01 \\ 01 & 01 & 02 & 03 \\ 03 & 01 & 01 & 02 \end{bmatrix} \times \begin{bmatrix} \text{SubWord}(c_0) \\ \text{SubWord}(c_1) \\ \text{SubWord}(c_2) \\ \text{SubWord}(c_3) \end{bmatrix}$$
(2.3)

Both of these steps are combined into a lookup table, the aes_tbox.

- 3. Round key addition.
- 3. Final round (total of 11 rounds):

- 1. SubBytes a non-linear substitution step where each byte is replaced with another according to the aes_sbox lookup table.
- 2. ShiftRow
- 3. Round key addition.

The current state stored in reg [127:0] state_block and is scrambled step-by-step by the algorithm above. The counter i is used to unwrap the for loop to perform one encryption round per clock cycle, taking a total of 11 clock cycles to compute the ciphertext.

In order to simplify the implementation:

- Some Verilog tasks are used for resetting the internal state.
- \$write and \$display are used to print the current state to the console for debugging (see task print_matrix).
- SubBytes, ShiftRow, rotword, MixCol, aes_sbox, aes_tbox functions are implemented to perform each step of the algorithm on a word at a time.

2.1.4 Output Interface

The output interface takes in the 128-bit ciphertext from the engine_round_transformer.

This module outputs the ciphertext in serial via an 8-bit data_out, as well as a data_ok signal.

The control signals for this module are as follows:

- transformer_done input signal from aes_round_transformer to determine that the encryption round transformer is done and the ciphertext input is valid.
- data_ok output signal goes high when the ciphertext is valid and it's 128-bits are being outputted through the 8-bit serial output, one byte per clock cycle.
- output_read output signal goes high when all 8 bytes of the 128-bit ciphertext have been outputted through the serial interface. Used to automatically reset the aes_round_transformer.

The logic is implemented with a counter i to convert the parallel ciphertext input to a serial output.

In order to simplify the implementation; some Verilog tasks are used for resetting the internal state.

2.2 Top Module

The top module is the aes_engine module, which includes all of the previous sub-modules and connects their control signals accordingly.

2.2.1 AES Engine

These are the steps to approach the implementation of the top module. First, we define the inputs and outputs of the top module:

- 1. clk and rst_ for the input clock and active-low reset.
- 2. din 8-bit serial data input for setting plaintext and key.
- 3. cmd 2-bit command input for idle, set plaintext, set key & start encryption commands.
- 4. dout 8-bit serial data output for reading ciphertext.
- 5. data_ok output signal to indicate the dout is valid and outputting the currently requested ciphertext.

Second, we include each submodule:

- 1. input_interface to parse the input commands and control the rest of the module.
- 2. engine_key_generator to expand the input key using the AES key schedule to generate one 128-bit key for each encryption round.
- 3. engine_round_transformer to perform the encryption rounds using Rijndael.
- 4. output_interface to provide the output ciphertext in serial format.

Lastly, we interconnect the sub-modules with all the required control signals & interconnects as per the design:

- Interconnects:
 - plain brings the plaintext from input_interface \rightarrow engine_round_transformer.
 - key brings the original key from input_interface → engine_key_generator.
 - roundX_key
 brings each of the eleven round keys from
 engine_key_generator → engine_round_transformer.
 - cipher
 brings the final ciphertext from
 engine_round_transformer → output_interface.
- Control Signals:

- key_start this signal from input_interface tells engine_key_generator to begin generating the expanded round keys.
- transformer_start this signal from engine_key_generator tells engine_round_transformer to begin the encryption rounds.
- transformer_done
 this signal from engine_round_transformer tells other sub-modules that the encryption has finished and they may auto-reset their plantexts.
- output_read this signal from output_interface tells engine_round_transformer that the output has been read and it may auto-reset.

3. RTL Simulation

This section shows the waveforms and console output of the simulation of each module and the top module with the use of testbench.

3.1 Top Module: AES Engine

3.1.1 Waveforms




Figure 3.1: Waveforms for aes_engine (Pre-Synthesis)

	000000000000000000000000000000	0000
	0000000000000000000000000000000	0000
EEGIACDEEAF		
62833EB6049FB395C59CB9ADF7813B74		
D82D9	\86500B3561C8D23C1030A38321D82D9	
	D454F398E08C86B6A71F871BF31E88E1	
	JB822DEB834D8752E47930IAD540IOFFA	
	1920857	EE8985C58CEAAB96734B7483I3920E57
		3FFB1DF1560D97AD4
3012301230123012301230123012	3012301230123012301230123012301230123012	1230123012301230123012301
32 33 34 35 36 37	20 21 22 23 24 25 26 27 28 29 30 31	1 15 16 17 18 19
9FB+ C59CB+ + 8CE+ EE61A+ EAFE1+ 2F62A+ + 0A5+ E43	8CFAA+ 734B7+ + 47A+ B822D+ 84D87+ 47930+ + 6C7+ D454F+ E08C8+ A71F8+ + 52C+ 86500+ 661C8+ C1030+ + E41+ 62833+ 049FB+ C59CB	8CFAA+ 734B7+ + 47A+ B822D+ 84D87+ 479
	75A2B33475568831E2120013AA5487	75A.
	041214120412000C00131108231919	041
		ST
300 ns	200 ns	20




Figure 3.3: Waveforms for aes_engine (Synthesis-Ready)

Above is the complete waveforms of the entire top module. We can see how the sub-loop counters are added in the synthesis-ready version and their effect on the number of clock cycles needed to complete encryption of one plaintext block.

Notice the yellow X-axis markers that were added for clarity. They indicate; when the setting of plaintext begins, when the setting of cipherkey begins, when the round key generation begins, when the encryption rounds themselves begin, when the output begins (and the next plaintext can be set), and when the next encryption cycle may begin.

3.1.2 Console Output

In the console output, we can see that all the information is printed using block formatting; all 11 round keys, the state of the block during each encryption round, and the final ciphertext output.

```
83 9f 9c 81
                                                   3e b3 b9 3b
                                              41
    Generating round keys for key
2
                                              42
                                                  b6 95 ad 74
    → 2475a2b33475568831e2120013aa5487
                                                  Round 8 Key:
                                              43
    Pre-Round Key:
                                              44
                                                  ee ea 2f d8
    24 34 31 13
                                                  61 fe 62 e3
                                              45
    75 75 e2 aa
                                                  ac 1f a6 9d
                                              46
    a2 56 12 54
                                                  de 4b e6 92
                                              47
    b3 88 00 87
                                                  Round 9 Key:
    Round 1 Key:
                                              49
                                                   e4 0e 21 f9
    89 bd 8c 9f
                                                   3f c1 a3 40
                                              50
    55 20 c2 68
                                                   e3 fc 5a c7
10
                                              51
   b5 e3 f1 a5
11
                                                  bf f4 12 80
                                              52
12
   ce 46 46 c1
                                                   Round 10 Key:
                                              53
   Round 2 Key:
                                                   db d5 f4 0d
13
                                              54
   ce 73 ff 60
                                                   f9 38 9b db
14
                                              55
   53 73 b1 d9
15
                                                   2e d2 88 4f
                                              56
    cd 2e df 7a
16
                                                   26 d2 c0 40
                                              57
    15 53 15 d4
17
                                              58
                                                   _____
   Round 3 Key:
18
                                                   _____
   ff 8c 73 13
                                                   Plaintext:
                                              60
   89 fa 4b 92
                                                   00 12 0c 08
20
                                              61
   85 ab 74 0e
                                                  04 04 00 23
21
                                              62
   c5 96 83 57
                                                   12 12 13 19
22
    Round 4 Key:
                                                   14 00 11 19
23
                                              64
    b8 34 47 54
24
                                                   Pre-Round State:
                                              65
25
    22 d8 93 01
                                                   24 26 3d 1b
                                              66
   de 75 01 0f
                                                   71 71 e2 89
26
   b8 2e ad fa
27
                                                  b0 44 01 4d
                                              68
   Round 5 Key:
28
                                                  a7 88 11 9e
                                              69
   d4 e0 a7 f3
29
                                                  Round 1 State:
                                              70
   54 8c 1f 1e
                                              71
    f3 86 87 88
                                                   6c 44 13 bd
31
                                              72
    98 b6 1b e1
                                                   b1 9e 46 35
32
                                              73
    Round 6 Key:
                                                   c5 b5 f3 02
33
                                              74
   86 66 c1 32
34
                                                  5d 87 fc 8c
35
   90 1c 03 1d
                                                  Round 2 State:
                                              76
   0b 8d 0a 82
                                                   ______
36
                                              77
   95 23 38 d9
                                                   1a 90 15 b2
37
                                              78
   Round 7 Key:
                                                   66 09 1d fc
                                              79
   62 04 c5 f7
                                              80
                                                  20 55 5a b2
```

```
55 24 3a 62
    2b cb 8c 3c
    Round 3 State:
                                                   f4 8a de 4d
                                                   cc ba 88 03
83
                                              111
    f6 7d a2 b0
                                                   Round 8 State:
84
                                              112
    1b 61 b4 b8
                                              113
                                                   _____
    67 09 c9 45
                                                   2a 34 d8 46
86
                                              114
    4a 5c 51 09
                                                   2d 6b a2 d6
87
                                              115
    Round 4 State:
                                                   51 64 cf 5a
88
                                              116
                                                   87 a8 f8 28
     _____
                                              117
     ca e5 48 bb
                                                   Round 9 State:
90
                                              118
    d8 42 af 71
91
                                              119
    d1 ba 98 2d
                                                   0a d9 f1 3c
92
                                              120
    4e 60 9e df
                                                   95 63 9f 35
                                              121
    Round 5 State:
                                                   2a 80 29 00
94
                                              122
     _____
                                                   16 76 09 77
95
                                              123
    90 35 13 60
                                                   Round 10 State / Ciphertext:
                                              124
    2c fb 82 3a
97
                                              125
                                                   _____
    9e fc 61 ed
                                                   bc e0 55 e6
98
                                              126
    49 39 cb 47
                                                   02 e3 0d f1
99
                                              127
    Round 6 State:
                                                   8b b1 6d 82
100
                                              128
    _____
                                                   d3 95 f8 41
101
    18 0a b9 b5
                                              130
102
    64 68 6a fb
                                                   Recieved ciphertext from
103
                                              131
    5a ef d7 79
                                                   → output_interface:
104
    8e b2 10 4d
                                                   bc e0 55 e6
105
                                              132
                                                   02 e3 0d f1
    Round 7 State:
                                              133
106
                                                   8b b1 6d 82
    _____
107
                                              134
    01 63 f1 96
                                                   d3 95 f8 41
```

3.2 Sub-Modules

3.2.1 Input Interface

3.2.1.1 Waveforms

In the input interface waveforms, we can see; the command input, the current state of the FSM, the counters for the serial reception of the cipherkey and plaintext, as well as the input/output lines and control signals.



Figure 3.4: Waveforms for input_interface

There is no console output for this submodule.

3.2.2 Round Keys Generator

3.2.2.1 Waveforms

In the round keys generator waveforms, we can see; the input control signal to start generating the keys, the loop counter and tempword used to generate each round key sequentially, as well as the output round transformer start control signal.



Figure 3.5: Waveforms for engine_key_generator

3.2.2.2 Console Output

The console output for this module shows us the pre-round key, as well as each of the generated round keys.

```
54 8c 1f 1e
    Generating round keys for key
                                                     f3 86 87 88
                                                 30

→ 2475a2b33475568831e2120013aa5487

                                                     98 b6 1b e1
                                                 31
    Pre-Round Key:
                                                     Round 6 Key:
                                                 32
    24 34 31 13
                                                 33
                                                     86 66 c1 32
    75 75 e2 aa
                                                      90 1c 03 1d
                                                 34
    a2 56 12 54
                                                      0b 8d 0a 82
                                                 35
    b3 88 00 87
                                                     95 23 38 d9
                                                 36
    Round 1 Key:
                                                     Round 7 Key:
                                                 37
    89 bd 8c 9f
                                                     62 04 c5 f7
                                                 38
    55 20 c2 68
                                                     83 9f 9c 81
                                                 39
    b5 e3 f1 a5
                                                     3e b3 b9 3b
10
                                                 40
    ce 46 46 c1
                                                      b6 95 ad 74
11
                                                 41
    Round 2 Key:
                                                      Round 8 Key:
12
                                                 42
    ce 73 ff 60
                                                      ee ea 2f d8
13
                                                 43
    53 73 b1 d9
14
                                                      61 fe 62 e3
    cd 2e df 7a
                                                      ac 1f a6 9d
15
                                                 45
    15 53 15 d4
                                                      de 4b e6 92
16
                                                 46
    Round 3 Key:
                                                     Round 9 Key:
17
                                                 47
    ff 8c 73 13
                                                      e4 0e 21 f9
18
                                                 48
    89 fa 4b 92
                                                      3f c1 a3 40
19
                                                 49
    85 ab 74 0e
                                                      e3 fc 5a c7
20
                                                 50
    c5 96 83 57
                                                     bf f4 12 80
21
                                                 51
    Round 4 Key:
22
                                                     Round 10 Key:
                                                 52
    b8 34 47 54
                                                     db d5 f4 0d
23
                                                 53
    22 d8 93 01
                                                     f9 38 9b db
24
                                                 54
    de 75 01 0f
                                                     2e d2 88 4f
25
                                                 55
    b8 2e ad fa
                                                      26 d2 c0 40
26
                                                 56
    Round 5 Key:
27
                                                 57
                                                      _____
   d4 e0 a7 f3
```

3.2.3 Round Transformer

3.2.3.1 Waveforms

In the round transformer waveforms; we can see the input transformer start control signal, the loop counter for each encryption round, the current block state, the ciphertext output and the transformer done output control signal.




Figure 3.6: Waveforms for engine_round_transformer

3.2.3.2 Console Output

The console output shows us the plaintext and the state block after each encryption round.

```
Round 5 State:
    Plaintext:
                                                      90 35 13 60
                                                 32
    00 12 0c 08
2
                                                      2c fb 82 3a
                                                 33
    04 04 00 23
                                                      9e fc 61 ed
                                                 34
    12 12 13 19
                                                      49 39 cb 47
                                                 35
    14 00 11 19
                                                      Round 6 State:
                                                 36
    Pre-Round State:
                                                      18 0a b9 b5
                                                 37
    24 26 3d 1b
                                                      64 68 6a fb
                                                 38
    71 71 e2 89
                                                      5a ef d7 79
                                                 39
    b0 44 01 4d
                                                      8e b2 10 4d
    a7 88 11 9e
                                                      Round 7 State:
    Round 1 State:
11
                                                      01 63 f1 96
                                                 42
    6c 44 13 bd
                                                      55 24 3a 62
12
                                                 43
    b1 9e 46 35
                                                      f4 8a de 4d
13
    c5 b5 f3 02
                                                      cc ba 88 03
                                                 45
    5d 87 fc 8c
                                                      Round 8 State:
15
                                                 46
    Round 2 State:
                                                      2a 34 d8 46
16
                                                 47
    1a 90 15 b2
                                                      2d 6b a2 d6
17
    66 09 1d fc
                                                      51 64 cf 5a
18
                                                 49
    20 55 5a b2
                                                      87 a8 f8 28
19
                                                 50
    2b cb 8c 3c
                                                      Round 9 State:
20
                                                 51
    Round 3 State:
                                                      0a d9 f1 3c
21
    f6 7d a2 b0
                                                      95 63 9f 35
                                                 53
    1b 61 b4 b8
                                                      2a 80 29 00
23
                                                 54
    67 09 c9 45
24
                                                      16 76 09 77
25
    4a 5c 51 09
                                                      Round 10 State / Ciphertext:
    Round 4 State:
                                                      bc e0 55 e6
26
                                                 57
    ca e5 48 bb
                                                      02 e3 0d f1
27
                                                 58
    d8 42 af 71
                                                     8b b1 6d 82
28
                                                 59
    d1 ba 98 2d
                                                      d3 95 f8 41
29
                                                 60
   4e 60 9e df
```

3.2.4 Output Interface

3.2.4.1 Waveforms

In the output interface waveforms, we can see; the input transformer done control signal, the loop counter used to count the number of ciphertext output bits transmitted by serial, the output hold register that temporarily holds the data as it is shifted out, as well as the output control signals for data ok and output read done.




Figure 3.7: Waveforms for output_interface

3.2.4.2 Console Output

The console output for this module simply shows us the ciphertext received and outputted.

```
Recieved ciphertext from output_interface:

bc e0 55 e6

02 e3 0d f1

8b b1 6d 82

d3 95 f8 41
```

4. Debugging & Optimisation

Several notable points shall be mentioned of issues found during debugging and implementation considerations for optimisation.

4.1 Debugging

While debugging the system, the use of \$display statement was very useful to see the variables quickly. However, both the round key generator and round transformer have many chained complex functions which caused difficulty in tracking down bugs.

4.1.1 Round Keys Generator Algorithm

Initially, an algorithm which computed each round key at once was implemented to generate the round keys. However, this did not port very well to Verilog and the bugs were too hard to iron out. The round keys generator was then re-implemented using the algorithm which sequentially computes the round keys, one word at a time (iterating over 44 words total). This was easier to implement as there were less multiple assignments of the same variable within one block execution and therefore could more easily be split up into separate steps to run as synthesisable Verilog code.

Some difficulties were encountered here, because in Verilog you are not allowed to use variables to address which bits of a register you are accessing. The indices must be constants at compile time. This means that for example; when printing each round key, we must only use a variable in the array index, not the byte access index:

```
write(\%02X \%02X \%02X \%02X \n'', w[((i/4)*4)][31:24],
                \rightarrow w[((i/4)*4)+1][31:24], <math>w[((i/4)*4)+2][31:24],
                   w[((i/4)*4)+3][31:24]);
               write("\%02X \%02X \%02X \%02X\n", w[((i/4)*4)][23:16],
99
                   w[((i/4)*4)+1][23:16], w[((i/4)*4)+2][23:16],
                  W[((i/4)*4)+3][23:16]);
               $write("%02X %02X %02X %02X\n", w[((i/4)*4)][15:8] ,
100
                   w[((i/4)*4)+1][15:8], w[((i/4)*4)+2][15:8], w[((i/4)*4)+3][15:8]
                   );
                                                                    , w[((i/4)*4)+1][7:0]
               write("%02X %02X %02X %02X\n", w[((i/4)*4)][7:0]
101
                   , w[((i/4)*4)+2][7:0]
                                           , w[((i/4)*4)+3][7:0]
```

Additionally, we must use the append operator in order to assign these separate words to the 128-bit output key registers (4 words to one register):

```
round_keys[i/4] = {w[i-3], w[i-1], w[i]};
```

4.1.2 Round Transformer Algorithm

The round transformer submodule calls many different sub-functions, including; SubBytes, ShiftRow, rotword, MixCol, aes_sbox and aes_tbox. Which made this the hardest module to debug.

A great bug found was when using the aes_tbox function. This function returns the result of aes_tbox multiplied by 1, 2 or 3 over GF⁸. However the original implementation doesn't take the multiplier as a parameter and just returns all three 8-bit values as a 24-bit value. This is very confusing and not very useful at all. I re-implemented this function to take a multiplier parameter and return a single byte:

```
// where, for AES TBOX
846
       // 03 = [23:16]
847
       // 02 = [15:8]
848
       // 01 = [7:0]
849
       case (mult)
850
         3: aes_tbox = full_tbox[23:16];
851
         2: aes_tbox = full_tbox[15:8];
852
         1: aes_tbox = full_tbox[7:0];
853
       endcase
854
855
       end
     endfunction
856
```

This simplified the implementation of MixCol greatly, as now we can call aes_tbox as follows:

```
// Column 1
264
           {
265
              /*CM Row 1*/
266
             {aes_tbox(input_block[127:120], 2) ^ aes_tbox(input_block[119:112], 3) ^
267
              aes_tbox(input_block[111:104], 1) ^ aes_tbox(input_block[103:96],
              \hookrightarrow 1)},
              /*CM Row 2*/
268
              {aes_tbox(input_block[127:120], 1) ^ aes_tbox(input_block[119:112], 2) ^
269
              → aes_tbox(input_block[111:104], 3) ^ aes_tbox(input_block[103:96],
              \hookrightarrow 1)},
              /*CM Row3*/
270
              {aes_tbox(input_block[127:120], 1) ^ aes_tbox(input_block[119:112], 1) ^
271
              aes_tbox(input_block[111:104], 2) ^ aes_tbox(input_block[103:96],
              \rightarrow 3)},
             /*CM Row4*/
272
             {aes_tbox(input_block[127:120], 3) ^ aes_tbox(input_block[119:112], 1) ^
273
                aes_tbox(input_block[111:104], 1) ^ aes_tbox(input_block[103:96], 2)}
           },
```

By specifying the multiplier for each call according to the column-mixing constant matrix. However, this is where the biggest mistake was made. I had forgotten to modify the aes_tbox function to return 8 bytes instead of the original 24 bytes:

```
function [7:0] aes_tbox(input [7:0]in, input integer mult);
```

In Verilog, if you define a function to return more bytes than the value that you assign to the output of the function; the remaining bytes will be padded with 0. This meant that while

testing, the result of aes_tbox was always 8'b00000000 causing wrong results. It was only after fixing line 578 to return 8 bytes from aes_tbox that this bug was fixed and the whole module worked. Changing function [23:0] aes_tbox to the correct function [7:0] aes_tbox.

4.2 Optimisation

4.2.1 Checking for Round Keys Re-use

From the aes_engine RTL simulation waveform in Figure 3.3; we can see that generating the round keys takes much much longer than performing the encryption rounds, and usually the user will want to encrypt more than just one plaintext block (16 bytes) with the same key.

This means that we should optimise the design to allow for encrypting many plaintext blocks without needing to re-compute the round keys every single time. In the original design the transformer_done control signal as used to reset all the modules. However, this does not allow for the re-use of the round-keys. An optimisation was made so that transformer_done only resets the input_interface to its idle state but does not clear the contents of the round keys in engine_keys_generator. A further optimisation was done to allow pipelining.

4.2.2 Concurrent Pipelining

A design choice to allow for pipelining is the inclusion of the output_read control signal. This signal is sent from the output_interface to the enging_round_transformer so that it can clear its ciphertext to get ready to encrypt the next plaintext. By doing this, the input_interface can immediately return to idle and accept the next plaintext while the engine_round_transformer is cleared and the output_interface is still busy outputting the current ciphertext.

Additionally, the engine_key_generator submodule also checks if the requested key on key_start has already been computed, if yes, it skips the re-computation and immediately signals transformer_start:

```
if (key_start && !edgedetect_keystart) begin
72
          // ? if the key is the same as the last computed key, dont recompute
73
          // ? just issue transformer start
74
          if (i > 43 && round_keys[0] == key_in) begin
75
            // keys already computed
            i <= 44;
77
            $display("----");
78
            $display("Same key requested, skipping computation.");
79
          end
80
          else if (i == 0 \mid \mid i>43) begin
81
            // new key requested
82
            i <= 0;
83
            $display("----");
84
            $write("Generating round keys for key %032X\n", key_in);
85
          end
86
87
        end
```

Thanks to this design choice, it becomes possible to input the next plaintext at the same time as reading the last ciphertext. This allows for fast back-to-back encryption rounds of many plaintext blocks using the same cipherkey without the need to re-generate the round keys for optimum speed.

This is best illustrated by examining Figure 3.3. If we zoom into the section where the ciphertext is outputted and overlay the signals if we were to input the next plaintext during the output of the ciphertext:




Figure 4.1: Waveform for pipelinging aes_engine

We can see that the input interface is ready to accept commands, the key generator still holds the roundkeys for the current cipherkey, and the round transformer has been reset. Allowing us to simultaneously read the last plaintext block's ciphertext and input the next plaintext block to be encrypted with the same cipherkey.

This means that, if we continuously read the ciphertext while inputting the next plaintext. Given that the encryption rounds take 94ns to compute, the theoretical maximum throughput is $1.063 \cdot 10^7$ plaintext blocks per second, or 162.328 MB/s.

5. RTL Synthesis

5.1 Preparing for Synthesis

In order to make sure the code compiled when performing synthesis using Synopsis, the following changes had to be made:

- 1. Use asynchronous assignments (<=) inside always blocks
- 2. Only assign one variable per execution of an always @(posedge clk) through the use of sub-loop counters (usually i_i and nested if statements)
- 3. Only assigning variables in a single always @(posedge clk) block (no always on edges of any other signals)

The first requirement brought no difficulties per se, however it's consequences lead to great complications. Since it means that variable values are assigned asynchronously at the end of the always block. Variables that are assigned and then immediately used will have the wrong value and those steps must be moved to the next execution of the block. Creating the need to break up every algorithm step requiring immediate assignment into sub-steps.

The second requirement in particular, greatly complicated the code. As before, assigning variables synchronously allowed a variable to be assigned multiple times and it's value reused within the same clock cycle. Now each variable may only be assigned once per clock cycle. In order to obey this, many modules needed sub-loop counters implemented using i_i and nested if statements. This means that not only must we write more logic to keep track of the current step of the algorithm, but also, the code runs i_i times slower; as a step that took one cycle before now takes i_i clock cycles in order to step through each asynchronous assignment. Generally, as i_i had usually four steps, this made the design four times slower.

The third requirement, complicated the code. As blocks could not be run triggered by the edge of a control or reset signal. All the control signals have to be checked for with nested if statements inside of the main always @(posedge clk) block.

This means that for some signals such as key_start an **edge detector** had to be programmed; where we store the last value of key_start in the variable edgedetect_keystart and use a comparison to detect if a positive edge (key_start && !edgedetect_keystart) or negative edge (!key_start && edgedetect_keystart) occurred at the clock pulse.

5.2 Synthesis Results

5.2.1 Synthesis Schematics

Below are the resulting logic gate schematics when the Synopsis synthesis result is opened with DesignVision.

5.2.1.1 Top Module

First we can see the topmost chip TOP_PAD_opt and its input and output pins:



Figure 5.1: Schematic of TOP_PAD_opt

Viewing the insides of this module, we can see the pin drivers and how they connect to chip_core:




Figure 5.2: Schematic of inside of TOP_PAD_opt

Entering the chip_core submodule, we can see another layer of input/output drivers:




Figure 5.3: Schematic of inside of chip_core

Here we see how our submodules are connected:




Figure 5.4: Schematic of inside of chip_core submodules

5.2.1.2 Input Interface

Below is the schematic for the input_interface module:




Figure 5.5: Schematic of input_interface

5.2.1.3 Round Keys Generator

Below is the schematic for the engine_key_generator module:




Figure 5.6: Schematic of engine_key_generator

Note that there are so many cyan wires, that the numerous green logic gates are too small to be seen without zooming in.

5.2.1.4 Round Transformer

Below is the schematic for the engine_round_transformer module:




Figure 5.7: Schematic of engine_round_transformer

Note that there are so many cyan wires, that the numerous green logic gates are too small to be seen without zooming in.

5.2.1.5 Output Interface

Below is the schematic for the output_interface module:




Figure 5.8: Schematic of output_interface

5.2.2 Synopsis Synthesis Reports

5.2.2.1 Area Report

```
************
2
   Report : area
3
   Design : TOP_PAD_opt
   Version: 0-2018.06-SP1
   Date : Fri Apr 5 01:05:05 2024
   ************
7
9
   Library(s) Used:
10
       slow (File: /opt/tech_lib/smic180/digital/sc/synopsys/slow.db)
11
       SP018N_V1p0_typ (File:
12
       → /opt/tech_lib/smic180/digital/io/synopsys/SP018N_V1p0_typ.db)
13
   Number of ports:
                                         3928
14
   Number of nets:
                                        36252
15
   Number of cells:
                                        31980
16
   Number of combinational cells:
                                       27033
17
   Number of sequential cells:
                                        4941
18
   Number of macros/black boxes:
                                         0
19
   Number of buf/inv:
                                         4075
20
   Number of references:
21
22
   Combinational area: 613029.406203
23
   Buf/Inv area:
                               213821.485530
24
   Noncombinational area:
                              271304.514019
25
   Macro/Black Box area:
                                     0.000000
26
                             21161345.245010
   Net Interconnect area:
27
28
   Total cell area:
                                884333.920222
29
   Total area:
                               22045679.165233
30
```

5.2.2.2 Timing Report

```
-nworst 10
           -max_paths 10
   Design : TOP_PAD_opt
   Version: 0-2018.06-SP1
   Date : Fri Apr 5 01:05:05 2024
10
    ************
11
12
     # A fanout number of 1000 was used for high fanout net computations.
13
14
    Operating Conditions: slow Library: slow
15
    Wire Load Model Mode: top
16
17
      Startpoint: chip_core/transformer_module/i_reg[1]
18
                 (rising edge-triggered flip-flop clocked by clk)
19
      Endpoint: chip_core/transformer_module/state_block_reg[25]
20
               (rising edge-triggered flip-flop clocked by clk)
21
22
      Path Group: clk
     Path Type: max
23
24
     Des/Clust/Port
                      Wire Load Model
                                             Library
25
      -----
27
     TOP_PAD_opt
                      smic18_wl50
                                              slow
28
29
     Point
                                                             Incr
                                                                       Path
      _____
30
      clock clk (rise edge)
                                                             0.00
                                                                       0.00
31
                                                                       3.00
      clock network delay (ideal)
                                                            3.00
32
      chip_core/transformer_module/i_reg[1]/CK (DFFHQX1)
                                                            0.00 #
                                                                       3.00 r
33
      chip_core/transformer_module/i_reg[1]/Q (DFFHQX1)
                                                            2.11
                                                                       5.11 r
34
      chip_core/transformer_module/U273/Y (OR3XL)
                                                            1.37
                                                                       6.48 r
35
      chip_core/transformer_module/U9848/Y (INVX1)
                                                            0.87
                                                                       7.35 f
36
      chip_core/transformer_module/U3923/Y (INVX1)
                                                            1.02
                                                                       8.37 r
      chip_core/transformer_module/U1039/Y (CLKINVX3)
                                                            1.61
                                                                       9.99 f
38
      chip_core/transformer_module/U14882/Y (NAND2X1)
                                                            1.65
                                                                      11.64 r
39
      chip_core/transformer_module/U9846/Y (NAND2X1)
                                                            1.18
                                                                      12.82 f
40
      chip_core/transformer_module/U3921/Y (INVX1)
                                                            1.51
                                                                     14.33 r
41
      chip_core/transformer_module/U9845/Y (NAND2X1)
                                                            0.88
                                                                     15.21 f
42
      chip_core/transformer_module/U3922/Y (INVX1)
                                                            1.49
                                                                     16.70 r
43
                                                            2.26
      chip_core/transformer_module/U1037/Y (CLKINVX3)
                                                                      18.95 f
44
                                                            1.86
                                                                      20.81 r
      chip_core/transformer_module/U3920/Y (OAI21XL)
      chip_core/transformer_module/U941/Y (OAI21X1)
                                                            0.65
                                                                      21.46 f
46
      chip_core/transformer_module/U9837/Y (OAI211X1)
                                                            1.62
                                                                      23.08 r
47
                                                                      24.86 f
48
      chip_core/transformer_module/U9836/Y (INVX1)
                                                            1.78
      chip_core/transformer_module/U1014/Y (INVX1)
                                                            1.57
                                                                      26.42 r
                                                            0.77
                                                                      27.20 r
      chip_core/transformer_module/U3907/Y (AND2X2)
50
      chip_core/transformer_module/U9835/Y (NAND2X1)
                                                                      28.83 f
                                                            1.63
51
      chip_core/transformer_module/U3911/Y (INVX1)
                                                            2.40
                                                                      31.23 r
52
      chip_core/transformer_module/U1016/Y (INVX1)
                                                            1.85
                                                                      33.08 f
53
      chip_core/transformer_module/U631/Y (INVX1)
                                                            2.29
                                                                      35.37 r
54
      chip_core/transformer_module/U630/Y (INVX1)
                                                            1.86
                                                                      37.24 f
55
                                                                      39.54 r
      chip_core/transformer_module/U609/Y (INVX1)
                                                            2.30
56
      chip_core/transformer_module/U11727/Y (A0I32X1)
                                                             0.90
                                                                      40.44 f
57
      chip_core/transformer_module/U11725/Y (OAI221XL)
                                                             0.84
                                                                      41.28 r
58
      chip_core/transformer_module/state_block_reg[25]/D (DFFHQX1)
59
                                                                      41.28 r
                                                             0.00
      data arrival time
                                                                      41.28
61
62
                                                            40.00
                                                                      40.00
      clock clk (rise edge)
```

```
clock network delay (ideal)
                                                             3.00
                                                                      43.00
      clock uncertainty
                                                            -1.30
                                                                      41.70
65
      chip_core/transformer_module/state_block_reg[25]/CK (DFFHQX1)
66
                                                            0.00
                                                                      41.70 r
67
                                                            -0.23
      library setup time
                                                                      41.47
      data required time
                                                                      41.47
69
      ______
70
71
      data required time
      data arrival time
72
73
      slack (MET)
                                                                       0.19
74
75
76
      Startpoint: chip_core/transformer_module/i_reg[1]
77
                  (rising edge-triggered flip-flop clocked by clk)
78
      Endpoint: chip_core/transformer_module/state_block_reg[123]
79
80
                (rising edge-triggered flip-flop clocked by clk)
      Path Group: clk
81
      Path Type: max
82
83
      Des/Clust/Port
                       Wire Load Model
                                             Library
84
85
      TOP_PAD_opt smic18_wl50
                                             slow
86
87
88
      Point
                                                             Incr
                                                                       Path
      ______
89
                                                            0.00
                                                                     0.00
90
      clock clk (rise edge)
      clock network delay (ideal)
                                                            3.00
                                                                       3.00
91
      chip_core/transformer_module/i_reg[1]/CK (DFFHQX1)
                                                            0.00 #
                                                                      3.00 r
92
      chip_core/transformer_module/i_reg[1]/Q (DFFHQX1)
                                                            2.11
                                                                      5.11 r
93
      chip_core/transformer_module/U273/Y (OR3XL)
                                                            1.37
                                                                      6.48 r
94
                                                            0.87
                                                                      7.35 f
      chip_core/transformer_module/U9848/Y (INVX1)
      chip_core/transformer_module/U3923/Y (INVX1)
                                                            1.02
                                                                      8.37 r
96
      chip_core/transformer_module/U1039/Y (CLKINVX3)
                                                            1.61
                                                                      9.99 f
97
      chip_core/transformer_module/U14882/Y (NAND2X1)
98
                                                            1.65
                                                                     11.64 r
      chip_core/transformer_module/U9846/Y (NAND2X1)
                                                            1.18
                                                                     12.82 f
      chip_core/transformer_module/U3921/Y (INVX1)
                                                            1.51
                                                                     14.33 r
100
      chip_core/transformer_module/U9845/Y (NAND2X1)
                                                           0.88
                                                                     15.21 f
101
      chip_core/transformer_module/U3922/Y (INVX1)
                                                            1.49
                                                                     16.70 r
102
                                                           2.26
                                                                     18.95 f
      chip_core/transformer_module/U1037/Y (CLKINVX3)
      chip_core/transformer_module/U3920/Y (OAI21XL)
                                                           1.86
                                                                      20.81 r
104
      chip_core/transformer_module/U941/Y (OAI21X1)
                                                            0.65
                                                                      21.46 f
105
                                                                      23.08 r
      chip_core/transformer_module/U9837/Y (OAI211X1)
                                                           1.62
106
      chip_core/transformer_module/U9836/Y (INVX1)
                                                            1.78
                                                                     24.86 f
107
      chip_core/transformer_module/U1014/Y (INVX1)
                                                            1.57
                                                                      26.42 r
108
                                                                      27.20 r
      chip_core/transformer_module/U3907/Y (AND2X2)
                                                            0.77
109
                                                            1.63
                                                                      28.83 f
      chip_core/transformer_module/U9835/Y (NAND2X1)
110
      chip_core/transformer_module/U3911/Y (INVX1)
                                                            2.40
                                                                      31.23 r
111
      chip_core/transformer_module/U1016/Y (INVX1)
                                                            1.85
                                                                      33.08 f
112
      chip_core/transformer_module/U631/Y (INVX1)
                                                            2.29
                                                                      35.37 r
113
      chip_core/transformer_module/U630/Y (INVX1)
                                                            1.86
                                                                      37.24 f
114
      chip_core/transformer_module/U609/Y (INVX1)
                                                            2.30
                                                                      39.54 r
115
      chip_core/transformer_module/U11771/Y (A0I32X1)
                                                            0.90
                                                                     40.44 f
116
      chip_core/transformer_module/U11769/Y (OAI221XL)
                                                            0.84
                                                                      41.28 r
117
      chip_core/transformer_module/state_block_reg[123]/D (DFFHQX1)
118
                                                             0.00
                                                                      41.28 r
119
      data arrival time
                                                                      41.28
120
```

121

```
clock clk (rise edge)
                                                             40.00
                                                                        40.00
      clock network delay (ideal)
                                                              3.00
                                                                        43.00
123
      clock uncertainty
                                                             -1.30
                                                                        41.70
124
      chip_core/transformer_module/state_block_reg[123]/CK (DFFHQX1)
125
                                                                        41.70 r
                                                              0.00
126
                                                             -0.23
                                                                        41.47
127
      library setup time
      data required time
128
      _____
                             _____
129
      data required time
                                                                        41.47
130
      data arrival time
                                                                       -41.28
131
132
      slack (MET)
                                                                         0.19
133
134
135
      Startpoint: chip_core/transformer_module/i_reg[1]
136
                  (rising edge-triggered flip-flop clocked by clk)
137
138
      Endpoint: chip_core/transformer_module/state_block_reg[124]
                (rising edge-triggered flip-flop clocked by clk)
139
      Path Group: clk
140
      Path Type: max
141
142
      Des/Clust/Port
                       Wire Load Model
                                               Library
143
      ______
144
      TOP_PAD_opt
145
                         smic18\_w150
                                               slow
146
      Point
                                                                         Path
                                                              Incr
147
148
      ______
      clock clk (rise edge)
                                                              0.00
                                                                         0.00
      clock network delay (ideal)
                                                              3.00
                                                                         3.00
150
      chip_core/transformer_module/i_reg[1]/CK (DFFHQX1)
                                                              0.00 #
                                                                         3.00 r
151
      chip_core/transformer_module/i_reg[1]/Q (DFFHQX1)
                                                              2.11
                                                                         5.11 r
152
      chip_core/transformer_module/U273/Y (OR3XL)
                                                              1.37
153
                                                                         6.48 r
      chip_core/transformer_module/U9848/Y (INVX1)
                                                              0.87
                                                                         7.35 f
154
      chip_core/transformer_module/U3923/Y (INVX1)
                                                              1.02
                                                                         8.37 r
155
      chip_core/transformer_module/U1039/Y (CLKINVX3)
                                                                         9.99 f
                                                              1.61
156
      chip_core/transformer_module/U14882/Y (NAND2X1)
                                                              1.65
                                                                       11.64 r
157
      chip_core/transformer_module/U9846/Y (NAND2X1)
                                                             1.18
                                                                       12.82 f
158
      chip_core/transformer_module/U3921/Y (INVX1)
                                                              1.51
                                                                       14.33 r
159
      chip_core/transformer_module/U9845/Y (NAND2X1)
                                                             0.88
                                                                        15.21 f
160
                                                              1.49
      chip_core/transformer_module/U3922/Y (INVX1)
                                                                        16.70 r
161
      chip_core/transformer_module/U1037/Y (CLKINVX3)
                                                              2.26
                                                                        18.95 f
162
      chip_core/transformer_module/U3920/Y (OAI21XL)
                                                             1.86
                                                                        20.81 r
163
                                                                        21.46 f
      chip_core/transformer_module/U941/Y (OAI21X1)
                                                              0.65
164
      chip_core/transformer_module/U9837/Y (OAI211X1)
                                                             1.62
                                                                        23.08 r
165
      chip_core/transformer_module/U9836/Y (INVX1)
                                                              1.78
                                                                        24.86 f
166
                                                                        26.42 r
      chip_core/transformer_module/U1014/Y (INVX1)
                                                              1.57
167
                                                                        27.20 r
      chip_core/transformer_module/U3907/Y (AND2X2)
                                                              0.77
      chip_core/transformer_module/U9835/Y (NAND2X1)
                                                              1.63
                                                                        28.83 f
169
      chip_core/transformer_module/U3911/Y (INVX1)
                                                              2.40
                                                                        31.23 r
170
      chip_core/transformer_module/U1016/Y (INVX1)
                                                              1.85
                                                                        33.08 f
171
      chip_core/transformer_module/U631/Y (INVX1)
                                                              2.29
                                                                        35.37 r
172
      chip_core/transformer_module/U630/Y (INVX1)
                                                              1.86
                                                                        37.24 f
173
      chip_core/transformer_module/U610/Y (INVX1)
                                                              2.30
                                                                        39.54 r
174
      chip_core/transformer_module/U11767/Y (A0I32X1)
                                                              0.90
                                                                        40.44 f
175
      chip_core/transformer_module/U11765/Y (OAI221XL)
                                                                        41.28 r
                                                              0.84
176
      chip_core/transformer_module/state_block_reg[124]/D (DFFHQX1)
177
                                                              0.00
                                                                        41.28 r
178
                                                                        41.28
      data arrival time
179
```

clock clk (rise edge)	40.00	40.00
clock network delay (ideal)	3.00	43.00
clock uncertainty	-1.30	41.70
<pre>chip_core/transformer_module/state_block_reg[124]/</pre>	CK (DFFHQX1)	
	0.00	41.70 r
library setup time	-0.23	41.47
data required time		41.47
data required time		41.47
data arrival time		-41.28
slack (MET)		0.19

Startpoint: chip_core/transformer_module/i_reg[1]

(rising edge-triggered flip-flop clocked by clk)

Endpoint: chip_core/transformer_module/state_block_reg[126]

(rising edge-triggered flip-flop clocked by clk)

Path Group: clk Path Type: max

Des/Clust/Port Wire Load Model Library
-----TOP_PAD_opt smic18_w150 slow

Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	3.00	3.00
<pre>chip_core/transformer_module/i_reg[1]/CK (DFFHQX1)</pre>	0.00 #	3.00 r
<pre>chip_core/transformer_module/i_reg[1]/Q (DFFHQX1)</pre>	2.11	5.11 r
<pre>chip_core/transformer_module/U273/Y (OR3XL)</pre>	1.37	6.48 r
<pre>chip_core/transformer_module/U9848/Y (INVX1)</pre>	0.87	7.35 f
<pre>chip_core/transformer_module/U3923/Y (INVX1)</pre>	1.02	8.37 r
<pre>chip_core/transformer_module/U1039/Y (CLKINVX3)</pre>	1.61	9.99 f
<pre>chip_core/transformer_module/U14882/Y (NAND2X1)</pre>	1.65	11.64 r
<pre>chip_core/transformer_module/U9846/Y (NAND2X1)</pre>	1.18	12.82 f
<pre>chip_core/transformer_module/U3921/Y (INVX1)</pre>	1.51	14.33 r
<pre>chip_core/transformer_module/U9845/Y (NAND2X1)</pre>	0.88	15.21 f
<pre>chip_core/transformer_module/U3922/Y (INVX1)</pre>	1.49	16.70 r
<pre>chip_core/transformer_module/U1037/Y (CLKINVX3)</pre>	2.26	18.95 f
<pre>chip_core/transformer_module/U3920/Y (OAI21XL)</pre>	1.86	20.81 r
<pre>chip_core/transformer_module/U941/Y (OAI21X1)</pre>	0.65	21.46 f
<pre>chip_core/transformer_module/U9837/Y (OAI211X1)</pre>	1.62	23.08 r
<pre>chip_core/transformer_module/U9836/Y (INVX1)</pre>	1.78	24.86 f
<pre>chip_core/transformer_module/U1014/Y (INVX1)</pre>	1.57	26.42 r
<pre>chip_core/transformer_module/U3907/Y (AND2X2)</pre>	0.77	27.20 r
<pre>chip_core/transformer_module/U9835/Y (NAND2X1)</pre>	1.63	28.83 f
<pre>chip_core/transformer_module/U3911/Y (INVX1)</pre>	2.40	31.23 r
<pre>chip_core/transformer_module/U1016/Y (INVX1)</pre>	1.85	33.08 f
<pre>chip_core/transformer_module/U631/Y (INVX1)</pre>	2.29	35.37 r
<pre>chip_core/transformer_module/U630/Y (INVX1)</pre>	1.86	37.24 f
<pre>chip_core/transformer_module/U608/Y (INVX1)</pre>	2.30	39.54 r
<pre>chip_core/transformer_module/U11763/Y (A0I32X1)</pre>	0.90	40.44 f
<pre>chip_core/transformer_module/U11761/Y (OAI221XL)</pre>	0.84	41.28 r
${\tt chip_core/transformer_module/state_block_reg[126]/D}$	(DFFX2)	
	0.00	41.28 r

data arrival time		41.28
clock clk (rise edge)	40.00	40.00
clock network delay (ideal)	3.00	43.00
<pre>clock uncertainty chip_core/transformer_module/state_block_reg[126]/CK</pre>	-1.30	41.70
chip_core/transformer_module/state_brock_reg[120]/tk	0.00	41.70 1
library setup time	-0.21	41.49
data required time		41.49
data required time		41.49
data arrival time		-41.28
slack (MET)		0.21
<pre>Startpoint: chip_core/transformer_module/i_reg[1]</pre>	eg[125]	
Des/Clust/Port Wire Load Model Library		
TOP_PAD_opt smic18_w150 slow		
Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	3.00	3.00
<pre>chip_core/transformer_module/i_reg[1]/CK (DFFHQX1)</pre>	0.00 #	3.00 1
<pre>chip_core/transformer_module/i_reg[1]/Q (DFFHQX1)</pre>	2.11	5.11 r
chip_core/transformer_module/U273/Y (OR3XL)	1.37	6.48 r
chip_core/transformer_module/U9848/Y (INVX1)	0.87	7.35 f
chip_core/transformer_module/U3923/Y (INVX1)	1.02	8.37 r
chip_core/transformer_module/U1039/Y (CLKINVX3)	1.61	9.99 f
chip_core/transformer_module/U14882/Y (NAND2X1)	1.65	11.64 r
chip_core/transformer_module/U9846/Y (NAND2X1)	1.18	12.82 f
chip_core/transformer_module/U3921/Y (INVX1)	1.51	14.33 r
chip_core/transformer_module/U9845/Y (NAND2X1)	0.88	15.21 f
chip_core/transformer_module/U3922/Y (INVX1)	1.49	16.70 r
chip_core/transformer_module/U1037/Y (CLKINVX3)	2.26	18.95 f
<pre>chip_core/transformer_module/U3920/Y (OAI21XL)</pre>	1.86	20.81 r
${\tt chip_core/transformer_module/U941/Y~(OAI21X1)}$	0.65	21.46 f
<pre>chip_core/transformer_module/U9837/Y (OAI211X1)</pre>	1.62	23.08 r
<pre>chip_core/transformer_module/U9836/Y (INVX1)</pre>	1.78	24.86 f
<pre>chip_core/transformer_module/U1014/Y (INVX1)</pre>	1.57	26.42 r
chip_core/transformer_module/U3907/Y (AND2X2)	0.77	27.20 r
chip_core/transformer_module/U9835/Y (NAND2X1)	1.63	28.83 f
chip_core/transformer_module/U3911/Y (INVX1)	2.40	31.23 r
chip_core/transformer_module/U1016/Y (INVX1)	1.85	33.08 f
chip_core/transformer_module/U631/Y (INVX1)	2.29	35.37 r
chip_core/transformer_module/U630/Y (INVX1)	1.86	37.24 f
chip_core/transformer_module/U610/Y (INVX1)		
	7 30	.39 54 7
chip_core/transformer_module/U11775/Y (ADI32X1)	2.30	39.54 r

0.90

0.83

40.44 **f**

41.28 r

chip_core/transformer_module/U11775/Y (A0I32X1)

 ${\tt chip_core/transformer_module/U11773/Y~(OAI221XL)}$

chip_core/transformer_module/state_block_reg[125]/D (DFFX1)

293

294

295

data arrival time	0.00	41.28 r 41.28
clock clk (rise edge)	40.00	40.00
clock network delay (ideal)	3.00	43.00
clock uncertainty	-1.30	41.70
<pre>chip_core/transformer_module/state_block_reg[125]/CK</pre>	(DFFX1)	
	0.00	41.70 r
library setup time	-0.20	41.50
data required time		41.50
data required time		41.50
data arrival time		-41.28
slack (MET)		0.22

Startpoint: chip_core/transformer_module/i_reg[1]

Path Group: clk Path Type: max

Des/Clust/Port Wire Load Model Library
-----TOP_PAD_opt smic18_w150 slow

Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	3.00	3.00
<pre>chip_core/transformer_module/i_reg[1]/CK (DFFHQX1)</pre>	0.00 #	3.00 r
<pre>chip_core/transformer_module/i_reg[1]/Q (DFFHQX1)</pre>	2.11	5.11 r
<pre>chip_core/transformer_module/U273/Y (OR3XL)</pre>	1.37	6.48 r
<pre>chip_core/transformer_module/U9848/Y (INVX1)</pre>	0.87	7.35 f
<pre>chip_core/transformer_module/U3923/Y (INVX1)</pre>	1.02	8.37 r
<pre>chip_core/transformer_module/U1039/Y (CLKINVX3)</pre>	1.61	9.99 f
<pre>chip_core/transformer_module/U14882/Y (NAND2X1)</pre>	1.65	11.64 r
<pre>chip_core/transformer_module/U9846/Y (NAND2X1)</pre>	1.18	12.82 f
<pre>chip_core/transformer_module/U3921/Y (INVX1)</pre>	1.51	14.33 r
<pre>chip_core/transformer_module/U9845/Y (NAND2X1)</pre>	0.88	15.21 f
<pre>chip_core/transformer_module/U3922/Y (INVX1)</pre>	1.49	16.70 r
<pre>chip_core/transformer_module/U1037/Y (CLKINVX3)</pre>	2.26	18.95 f
<pre>chip_core/transformer_module/U3920/Y (OAI21XL)</pre>	1.86	20.81 r
<pre>chip_core/transformer_module/U941/Y (OAI21X1)</pre>	0.65	21.46 f
<pre>chip_core/transformer_module/U9837/Y (OAI211X1)</pre>	1.62	23.08 r
<pre>chip_core/transformer_module/U9836/Y (INVX1)</pre>	1.78	24.86 f
<pre>chip_core/transformer_module/U1014/Y (INVX1)</pre>	1.57	26.42 r
<pre>chip_core/transformer_module/U3907/Y (AND2X2)</pre>	0.77	27.20 r
<pre>chip_core/transformer_module/U9835/Y (NAND2X1)</pre>	1.63	28.83 f
<pre>chip_core/transformer_module/U3911/Y (INVX1)</pre>	2.40	31.23 r
<pre>chip_core/transformer_module/U1016/Y (INVX1)</pre>	1.85	33.08 f
<pre>chip_core/transformer_module/U631/Y (INVX1)</pre>	2.29	35.37 r
<pre>chip_core/transformer_module/U630/Y (INVX1)</pre>	1.86	37.24 f
<pre>chip_core/transformer_module/U608/Y (INVX1)</pre>	2.30	39.54 r
<pre>chip_core/transformer_module/U11759/Y (A0I32X1)</pre>	0.90	40.44 f
<pre>chip_core/transformer_module/U11757/Y (OAI221XL)</pre>	0.83	41.28 r

	(DFFX1) 0.00	41.28
data arrival time	0.00	41.28
<pre>clock clk (rise edge)</pre>	40.00	40.00
clock network delay (ideal)	3.00	43.00
clock uncertainty	-1.30	41.70
<pre>chip_core/transformer_module/state_block_reg[127]/CK</pre>		
	0.00	41.70
library setup time	-0.20	41.50
data required time		41.50
data required time		41.50
data arrival time		-41.28
slack (MET)		0.22
<pre>Startpoint: chip_core/transformer_module/i_reg[1]</pre>	eg[122]	
Path Type: max		
Des/Clust/Port Wire Load Model Library		
TOP_PAD_opt smic18_w150 slow		
Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock clk (rise edge) clock network delay (ideal)	0.00	0.00
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1)	0.00 3.00 0.00 #	0.00 3.00 3.00
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1)	0.00 3.00 0.00 # 2.11	0.00 3.00 3.00 5.11
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL)	0.00 3.00 0.00 # 2.11 1.37	0.00 3.00 3.00 5.11
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87	0.00 3.00 3.00 5.11 6.48 7.35
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02	0.00 3.00 3.00 5.11: 6.48: 7.35: 8.37:
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U9845/Y (NAND2X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U9845/Y (NAND2X1) chip_core/transformer_module/U9845/Y (NAND2X1) chip_core/transformer_module/U9845/Y (NAND2X1) chip_core/transformer_module/U3922/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U9845/Y (NAND2X1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U397/Y (CLKINVX3)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26	0.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3920/Y (OAI21XL)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86	0.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U9845/Y (NAND2X1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U941/Y (OAI21X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95 20.81 21.46
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U9845/Y (NAND2X1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U941/Y (OAI21X1) chip_core/transformer_module/U9837/Y (OAI21X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95 20.81 21.46 23.08
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U9845/Y (NAND2X1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U9837/Y (OAI21X1) chip_core/transformer_module/U9837/Y (OAI21X1) chip_core/transformer_module/U9837/Y (OAI21X1) chip_core/transformer_module/U9836/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95 20.81 21.46 23.08 24.86
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U9845/Y (NAND2X1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U9837/Y (OAI21X1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U9836/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78 1.57	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95 20.81 21.46 23.08 24.86 26.42
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U941/Y (OAI21X1) chip_core/transformer_module/U9837/Y (OAI21X1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U1014/Y (INVX1) chip_core/transformer_module/U1014/Y (INVX1) chip_core/transformer_module/U3907/Y (AND2X2)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78 1.57 0.77	0.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95 20.81 21.46 23.08 24.86 26.42 27.20
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U9837/Y (OAI21X1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U1014/Y (INVX1) chip_core/transformer_module/U3907/Y (AND2X2) chip_core/transformer_module/U3985/Y (NAND2X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78 1.57 0.77 1.63	0.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95 20.81 21.46 23.08 24.86 26.42 27.20 28.83
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U9845/Y (NAND2X1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U1037/Y (CLKINVX3) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U941/Y (OAI21X1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U3907/Y (AND2X2) chip_core/transformer_module/U3935/Y (NAND2X1) chip_core/transformer_module/U3935/Y (NAND2X1) chip_core/transformer_module/U3931/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78 1.57 0.77 1.63 2.40	0.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95 20.81 21.46 23.08 24.86 26.42 27.20 28.83 31.23
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U1037/Y (CLKINVX3) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U9837/Y (OAI21X1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U3907/Y (AND2X2) chip_core/transformer_module/U3935/Y (NAND2X1) chip_core/transformer_module/U39311/Y (INVX1) chip_core/transformer_module/U39311/Y (INVX1) chip_core/transformer_module/U3911/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78 1.57 0.77 1.63 2.40 1.85	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95 20.81 21.46 23.08 24.86 26.42 27.20 28.83 31.23 33.08
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U1037/Y (CLKINVX3) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U9837/Y (OAI21X1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U3907/Y (AND2X2) chip_core/transformer_module/U3907/Y (AND2X2) chip_core/transformer_module/U3911/Y (INVX1) chip_core/transformer_module/U3911/Y (INVX1) chip_core/transformer_module/U301/Y (INVX1) chip_core/transformer_module/U301/Y (INVX1) chip_core/transformer_module/U301/Y (INVX1) chip_core/transformer_module/U301/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78 1.57 0.77 1.63 2.40 1.85 2.29	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95 20.81 21.46 23.08 24.86 24.86 26.42 27.20 28.83 31.23 33.08 35.37
clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U1037/Y (CLKINVX3) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U941/Y (OAI21X1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U9836/Y (INVX1) chip_core/transformer_module/U3907/Y (AND2X2) chip_core/transformer_module/U3935/Y (NAND2X1) chip_core/transformer_module/U3911/Y (INVX1) chip_core/transformer_module/U3911/Y (INVX1) chip_core/transformer_module/U3911/Y (INVX1) chip_core/transformer_module/U3911/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78 1.57 0.77 1.63 2.40 1.85	0.00 3.00 3.00 5.11 6.48 7.35 8.37 9.99 11.64 12.82 14.33 15.21 16.70 18.95 20.81 21.46 23.08 24.86 26.42 27.20 28.83 31.23 33.08

chip_core/transformer_module/U11753/Y (OAI221XI		41.28 r
<pre>chip_core/transformer_module/state_block_reg[12</pre>	22]/D (DFFX1)	
	0.00	41.28 r
data arrival time		41.28
clock clk (rise edge)	40.00	40.00
clock network delay (ideal)	3.00	43.00
clock uncertainty	-1.30	41.70
<pre>chip_core/transformer_module/state_block_reg[12</pre>	22]/CK (DFFX1)	
	0.00	41.70 r
library setup time	-0.20	41.50
data required time		41.50
data required time		41.50
data arrival time		-41.28
slack (MET)		0.22

Startpoint: chip_core/transformer_module/i_reg[1]

Path Group: clk Path Type: max

<pre>Des/Clust/Port</pre>	Wire Load Model	Library
TOP_PAD_opt	smic18_wl50	slow

Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	3.00	3.00
<pre>chip_core/transformer_module/i_reg[1]/CK (DFFHQX1)</pre>	0.00 #	3.00 r
<pre>chip_core/transformer_module/i_reg[1]/Q (DFFHQX1)</pre>	2.11	5.11 r
<pre>chip_core/transformer_module/U273/Y (OR3XL)</pre>	1.37	6.48 r
<pre>chip_core/transformer_module/U9848/Y (INVX1)</pre>	0.87	7.35 f
<pre>chip_core/transformer_module/U3923/Y (INVX1)</pre>	1.02	8.37 r
<pre>chip_core/transformer_module/U1039/Y (CLKINVX3)</pre>	1.61	9.99 f
<pre>chip_core/transformer_module/U14882/Y (NAND2X1)</pre>	1.65	11.64 r
<pre>chip_core/transformer_module/U9846/Y (NAND2X1)</pre>	1.18	12.82 f
<pre>chip_core/transformer_module/U3921/Y (INVX1)</pre>	1.51	14.33 r
<pre>chip_core/transformer_module/U9845/Y (NAND2X1)</pre>	0.88	15.21 f
<pre>chip_core/transformer_module/U3922/Y (INVX1)</pre>	1.49	16.70 r
<pre>chip_core/transformer_module/U1037/Y (CLKINVX3)</pre>	2.26	18.95 f
<pre>chip_core/transformer_module/U3920/Y (OAI21XL)</pre>	1.86	20.81 r
<pre>chip_core/transformer_module/U941/Y (OAI21X1)</pre>	0.65	21.46 f
<pre>chip_core/transformer_module/U9837/Y (OAI211X1)</pre>	1.62	23.08 r
<pre>chip_core/transformer_module/U9836/Y (INVX1)</pre>	1.78	24.86 f
<pre>chip_core/transformer_module/U1014/Y (INVX1)</pre>	1.57	26.42 r
<pre>chip_core/transformer_module/U3907/Y (AND2X2)</pre>	0.77	27.20 r
<pre>chip_core/transformer_module/U9835/Y (NAND2X1)</pre>	1.63	28.83 f
<pre>chip_core/transformer_module/U3911/Y (INVX1)</pre>	2.40	31.23 r
<pre>chip_core/transformer_module/U1016/Y (INVX1)</pre>	1.85	33.08 f
<pre>chip_core/transformer_module/U631/Y (INVX1)</pre>	2.29	35.37 r
<pre>chip_core/transformer_module/U630/Y (INVX1)</pre>	1.86	37.24 f
<pre>chip_core/transformer_module/U608/Y (INVX1)</pre>	2.30	39.54 r

<pre>chip_core/transformer_module/U11711/Y (A0I32X1)</pre>	0.90	40.44 f
chip_core/transformer_module/U11709/Y (OAI221XL)	0.83	41.28 r
chip_core/transformer_module/state_block_reg[58]/D	(DFFX1)	
	0.00	41.28 r
data arrival time		41.28
clock clk (rise edge)	40.00	40.00
clock network delay (ideal)	3.00	43.00
clock uncertainty	-1.30	41.70
<pre>chip_core/transformer_module/state_block_reg[58]/CF</pre>	(DFFX1)	
	0.00	41.70 r
library setup time	-0.20	41.50
data required time		41.50
data required time		41.50
data arrival time		-41.28
slack (MET)		0.22

Startpoint: chip_core/transformer_module/i_reg[1]

(rising edge-triggered flip-flop clocked by clk)

Endpoint: chip_core/transformer_module/state_block_reg[31]

(rising edge-triggered flip-flop clocked by clk)

Path Group: clk Path Type: max

Des/Clust/Port Wire Load Model Library
-----TOP_PAD_opt smic18_w150 slow

Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	3.00	3.00
<pre>chip_core/transformer_module/i_reg[1]/CK (DFFHQX1)</pre>	0.00 #	3.00 r
<pre>chip_core/transformer_module/i_reg[1]/Q (DFFHQX1)</pre>	2.11	5.11 r
<pre>chip_core/transformer_module/U273/Y (OR3XL)</pre>	1.37	6.48 r
<pre>chip_core/transformer_module/U9848/Y (INVX1)</pre>	0.87	7.35 f
<pre>chip_core/transformer_module/U3923/Y (INVX1)</pre>	1.02	8.37 r
<pre>chip_core/transformer_module/U1039/Y (CLKINVX3)</pre>	1.61	9.99 f
<pre>chip_core/transformer_module/U14882/Y (NAND2X1)</pre>	1.65	11.64 r
<pre>chip_core/transformer_module/U9846/Y (NAND2X1)</pre>	1.18	12.82 f
<pre>chip_core/transformer_module/U3921/Y (INVX1)</pre>	1.51	14.33 r
<pre>chip_core/transformer_module/U9845/Y (NAND2X1)</pre>	0.88	15.21 f
<pre>chip_core/transformer_module/U3922/Y (INVX1)</pre>	1.49	16.70 r
<pre>chip_core/transformer_module/U1037/Y (CLKINVX3)</pre>	2.26	18.95 f
<pre>chip_core/transformer_module/U3920/Y (OAI21XL)</pre>	1.86	20.81 r
<pre>chip_core/transformer_module/U941/Y (OAI21X1)</pre>	0.65	21.46 f
<pre>chip_core/transformer_module/U9837/Y (OAI211X1)</pre>	1.62	23.08 r
<pre>chip_core/transformer_module/U9836/Y (INVX1)</pre>	1.78	24.86 f
<pre>chip_core/transformer_module/U1014/Y (INVX1)</pre>	1.57	26.42 r
<pre>chip_core/transformer_module/U3907/Y (AND2X2)</pre>	0.77	27.20 r
<pre>chip_core/transformer_module/U9835/Y (NAND2X1)</pre>	1.63	28.83 f
<pre>chip_core/transformer_module/U3911/Y (INVX1)</pre>	2.40	31.23 r
<pre>chip_core/transformer_module/U1016/Y (INVX1)</pre>	1.85	33.08 f
<pre>chip_core/transformer_module/U631/Y (INVX1)</pre>	2.29	35.37 r
<pre>chip_core/transformer_module/U603/Y (INVX1)</pre>	1.86	37.23 f

<pre>chip_core/transformer_module/U579/Y (INVX1) chip_core/transformer_module/U11739/Y (A0I32X1) chip_core/transformer_module/U11737/Y (OAI221XL) chip_core/transformer_module/state_block_reg[31]/D (I</pre>	2.30 0.90 0.83 DFFX1)	39.54 r 40.44 f 41.28 r
	0.00	41.28 r
data arrival time		41.28
clock alk (rigo adma)	40.00	40.00
clock clk (rise edge)	3.00	43.00
clock network delay (ideal)		
<pre>clock uncertainty chip_core/transformer_module/state_block_reg[31]/CK (</pre>	-1.30	41.70
chip_core/transformer_module/state_block_reg[31]/ok \	0.00	41.70 r
library gatur time	-0.20	41.70 1
library setup time data required time	-0.20	41.50
data required time		41.50
data required time		41.50
data required time		-41.28
		11.20
slack (MET)		0.23
(rising edge-triggered flip-flop clocked Endpoint: chip_core/transformer_module/state_block_re	eg[56]	
(rising edge-triggered flip-flop clocked by	(CIK)	
Path Group: clk		
Path Type: max		
Path Type: max		
Path Type: max Des/Clust/Port Wire Load Model Library	Incr	Path
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow	Incr 0.00	Path
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point		
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge)	0.00	0.00
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge) clock network delay (ideal)	0.00	0.00
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1)	0.00 3.00 0.00 #	0.00 3.00 3.00 r
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1)	0.00 3.00 0.00 # 2.11	0.00 3.00 3.00 r 5.11 r
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37	0.00 3.00 3.00 r 5.11 r 6.48 r
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U3923/Y (CLKINVX3)	0.00 3.00 0.00 # 2.11 1.37 0.87	0.00 3.00 3.00 r 5.11 r 6.48 r 7.35 f
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U273/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02	0.00 3.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U273/Y (INVX1) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61	0.00 3.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_wl50 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U273/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65	0.00 3.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_wl50 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U39845/Y (NAND2X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_wl50 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U273/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f 14.33 r
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_wl50 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U39845/Y (NAND2X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f 14.33 r 15.21 f
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U273/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f 14.33 r 15.21 f 16.70 r
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U273/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U9845/Y (NAND2X1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f 14.33 r 15.21 f 16.70 r 18.95 f
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3920/Y (CLKINVX3) chip_core/transformer_module/U1037/Y (CLKINVX3) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U941/Y (OAI21X1) chip_core/transformer_module/U9837/Y (OAI21X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f 14.33 r 15.21 f 16.70 r 18.95 f 20.81 r
Path Type: max Des/Clust/Port Wire Load Model Library	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f 14.33 r 15.21 f 16.70 r 18.95 f 20.81 r 21.46 f
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U14882/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U1037/Y (CLKINVX3) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U941/Y (OAI21X1) chip_core/transformer_module/U9837/Y (OAI21X1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f 14.33 r 15.21 f 16.70 r 18.95 f 20.81 r 21.46 f 23.08 r
Path Type: max Des/Clust/Port Wire Load Model Library TOP_PAD_opt smic18_w150 slow Point Clock clk (rise edge) clock network delay (ideal) chip_core/transformer_module/i_reg[1]/CK (DFFHQX1) chip_core/transformer_module/i_reg[1]/Q (DFFHQX1) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U273/Y (OR3XL) chip_core/transformer_module/U9848/Y (INVX1) chip_core/transformer_module/U3923/Y (INVX1) chip_core/transformer_module/U1039/Y (CLKINVX3) chip_core/transformer_module/U1039/Y (CKINVX3) chip_core/transformer_module/U9846/Y (NAND2X1) chip_core/transformer_module/U3921/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U3922/Y (INVX1) chip_core/transformer_module/U1037/Y (CLKINVX3) chip_core/transformer_module/U1037/Y (CLKINVX3) chip_core/transformer_module/U3920/Y (OAI21XL) chip_core/transformer_module/U9837/Y (OAI21X1) chip_core/transformer_module/U9837/Y (OAI21IX1) chip_core/transformer_module/U9836/Y (INVX1)	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f 14.33 r 15.21 f 16.70 r 18.95 f 20.81 r 21.46 f 23.08 r 24.86 f
Path Type: max Des/Clust/Port Wire Load Model Library	0.00 3.00 0.00 # 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78 1.57	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f 14.33 r 15.21 f 16.70 r 18.95 f 20.81 r 21.46 f 23.08 r 24.86 f 26.42 r
Path Type: max Des/Clust/Port Wire Load Model Library	0.00 3.00 0.00 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78 1.57 0.77	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f 14.33 r 15.21 f 16.70 r 18.95 f 20.81 r 21.46 f 23.08 r 24.86 f 26.42 r 27.20 r
Path Type: max Des/Clust/Port Wire Load Model Library	0.00 3.00 0.00 2.11 1.37 0.87 1.02 1.61 1.65 1.18 1.51 0.88 1.49 2.26 1.86 0.65 1.62 1.78 1.57 0.77 1.63	0.00 3.00 r 5.11 r 6.48 r 7.35 f 8.37 r 9.99 f 11.64 r 12.82 f 14.33 r 15.21 f 16.70 r 18.95 f 20.81 r 21.46 f 23.08 r 24.86 f 26.42 r 27.20 r 28.83 f

```
chip_core/transformer_module/U596/Y (INVX1)
                                                         1.85
                                                                  37.20 f
      chip_core/transformer_module/U565/Y (INVX1)
                                                         2.30
                                                                  39.50 r
      chip_core/transformer_module/U11695/Y (A0I32X1)
                                                        0.90
                                                                  40.41 f
588
      chip_core/transformer_module/U11693/Y (OAI221XL)
                                                        0.84
                                                                  41.24 r
589
      chip_core/transformer_module/state_block_reg[56]/D (DFFHQX1)
590
                                                                  41.24 r
591
      data arrival time
                                                                  41.24
592
593
                                                        40.00
                                                                  40.00
      clock clk (rise edge)
594
      clock network delay (ideal)
                                                         3.00
                                                                  43.00
595
      clock uncertainty
                                                        -1.30
                                                                  41.70
596
      chip_core/transformer_module/state_block_reg[56]/CK (DFFHQX1)
597
                                                                  41.70 r
                                                         0.00
598
      library setup time
                                                        -0.23
599
      data required time
                                                                  41.47
600
      ______
601
602
      data required time
                                                                  41.47
      data arrival time
                                                                 -41.24
603
                      _____
604
      slack (MET)
                                                                   0.23
605
606
607
608
```

5.2.2.3 Power Report

```
Loading db file 'opt/tech_lib/smic180/digital/io/synopsys/SP018N_V1p0_typ.db'
   Loading db file //opt/tech_lib/smic180/digital/sc/synopsys/slow.db
    Information: Propagating switching activity (low effort zero delay simulation).
    \hookrightarrow (PWR-6)
    Warning: Design has unannotated primary inputs. (PWR-414)
   Warning: Design has unannotated sequential cell outputs. (PWR-415)
    ***********
8
   Report : power
           -analysis_effort low
   Design : TOP_PAD_opt
10
   Version: 0-2018.06-SP1
11
   Date : Fri Apr 5 01:05:08 2024
12
    ************
13
14
15
   Library(s) Used:
16
17
       slow (File: /opt/tech_lib/smic180/digital/sc/synopsys/slow.db)
18
19
       SP018N_V1p0_typ (File:
        → /opt/tech_lib/smic180/digital/io/synopsys/SP018N_V1p0_typ.db)
20
21
    Operating Conditions: slow Library: slow
22
   Wire Load Model Mode: top
23
24
                Wire Load Model
   Design
                                           Library
25
   TOP_PAD_opt
                        smic18\_w150
27
                                           slow
28
29
```

```
Global Operating Voltage = 1.62
31
   Power-specific unit information :
       Voltage Units = 1V
32
       Capacitance Units = 1.000000pf
33
       Time Units = 1ns
34
       Dynamic Power Units = 1mW (derived from V,C,T units)
35
       Leakage Power Units = 1pW
36
37
     Cell Internal Power = 7.1791 mW
                                      (89%)
39
     Net Switching Power = 854.4008 uW
                                     (11%)
40
                         -----
41
   Total Dynamic Power
                        = 8.0335 mW (100%)
42
43
   Cell Leakage Power = 284.6701 uW
44
45
46
                                 Switching
                                                Leakage
                  Internal
                                                                    Total
47
   Power Group Power
                                 Power
                                                   Power
                                                                    Power
                                                                           (
48
   \hookrightarrow % ) Attrs
                  0.4715 3.8898e-02 2.5608e+08
   io_pad
                                                                   0.7665 (
50
   → 9.21%)
                   0.0000
                                  0.0000
                                                   0.0000
                                                                    0.0000 (
   memory
   → 0.00%)
   black_box
                0.0000
                                  0.0000
                                                   0.0000
                                                                    0.0000 (
52
   0.0000
   clock_network 0.0000
                                                   0.0000
                                                                    0.0000 (
   \rightarrow 0.00%)
   register
                   6.6889 2.5616e-02 8.9904e+06
                                                                    6.7236 (
54

→ 80.83%)

                   0.0000
                                   0.0000
                                                   0.0000
                                                                    0.0000 (
   sequential
    → 0.00%)
   combinational 1.8541e-02
                                   0.7899
                                               1.9600e+07
                                                                    0.8280 (
56
   → 9.95%)
57
   Total
                  7.1790 mW 0.8544 mW 2.8467e+08 pW 8.3181 mW
58
59
```

6. Verilog Code

6.1 Using IVerilog and GTKWave

In order to speed up the development process, instead of Modelsim, Icarus Verilog and GTKWave were used to quickly simulate and display waveforms and console output.

The following commands were used to simulate each module:

```
# simulate input_interface
        clear && iverilog -o build/input_interface_tb.out input_interface.v
        → input_interface_tb.v && vvp build/input_interface_tb.out && gtkwave

→ simulation/input_interface.vcd

        # simulate engine_key_generator
3
        clear && iverilog -o build/engine_key_generator_tb.out engine_key_generator.v

→ engine_key_generator_tb.v && vvp build/engine_key_generator_tb.out &&

→ gtkwave simulation/engine_key_generator.vcd

        # simulate engine_round_transformer
        clear && iverilog -o build/engine_round_transformer_tb.out
        → engine_round_transformer.v engine_round_transformer_tb.v && vvp
           build/engine_round_transformer_tb.out && gtkwave

→ simulation/engine_round_transformer.vcd

        # simulate output_interface
        clear && iverilog -o build/output_interface_tb.out output_interface.v
        → output_interface_tb.v && vvp build/output_interface_tb.out && gtkwave

→ simulation/output_interface.vcd

        # simulate aes_engine
        clear && iverilog -o build/aes_engine_tb.out input_interface.v
11
        engine_key_generator.v engine_round_transformer.v output_interface.v
        → aes_engine.v aes_engine_tb.v && vvp build/aes_engine_tb.out && gtkwave
           gtkwave/aes_engine_testbench.gtkw
```

Additionally, some .gtkw save files were edited in order to always open a GTKWave graph with the colour and radix of each waveform already displayed and highlighted. As well as setting a custom enum radix in order to display the state of the input_interface module.

Lastly, when using Icarus Verilog, in order to generate an output .vcd wave file that can be opened in GTKWave; the following macro must be appended to the end of the current module being simulated:

Where we replace module_name with the name of the current Verilog module.

6.2 Pre-Synthesis

Below is the pre-synthesis version of the code. This version will run fine in a Verilog simulator, however it will not compiled because it uses; synchronous assignment, assigns multiple variables from different always blocks on different signal edges, and assigns the same variable multiple times (synchronously) within the execution of a single always block.

6.2.1 Top Module

```
// define testbench module for input interface + engine_key_generator
    module aes_engine(
      // -- input interface
3
      input clk, input rst_,
4
      input[7:0] din,
      input[1:0] cmd,
6
      output interface_ready,
      // -- output interface
      output[7:0] dout,
10
      output data_ok
11
    );
12
13
    // control signals
14
    wire key_start, transformer_start_w, transformer_done_w, output_read_w;
15
16
    wire [127:0] plain, key, cipher;
17
18
    wire[127:0] round0_key_w; // pre-round key
19
    wire[127:0] round1_key_w;
20
    wire[127:0] round2_key_w;
21
    wire[127:0] round3_key_w;
22
    wire[127:0] round4_key_w;
23
    wire[127:0] round5_key_w;
24
    wire[127:0] round6_key_w;
25
    wire[127:0] round7_key_w;
26
    wire[127:0] round8_key_w;
27
    wire[127:0] round9_key_w;
28
    wire[127:0] round10_key_w;
29
30
    input_interface input_module (
31
      .clk
                       (clk),
32
      .rst_
                       (rst_),
33
34
      // inputs
35
                       (din),
      .din
      .cmd
                       (cmd),
37
      .transformer_done
                            (transformer_done_w),
38
39
40
      // outputs
41
      .key_start
                      (key_start),
      .plain_out
                       (plain),
42
      .key_out
                       (key),
43
```

```
.ready
                         (interface_ready)
     );
45
46
     engine_key_generator key_gen_module (
47
                             (rst_),
48
       .rst_
       .clk
                    (clk),
49
50
       // inputs
51
       .key_in
52
                             (key),
       .key_start
                          (key_start), //rename input wire to key_gen_start
53
54
       // outputs
55
       .transformer_start (transformer_start_w),
       // -- keys
57
       .round0_key
                          (round0_key_w),
58
       .round1_key
                          (round1_key_w),
                          (round2_key_w),
       .round2_key
       .round3_kev
                          (round3_key_w),
61
       .round4_key
                          (round4_key_w),
62
                          (round5_key_w),
       .round5_key
       .round6_key
                          (round6_key_w),
64
       .round7_key
                          (round7_key_w),
65
       .round8_key
                          (round8_key_w),
66
                          (round9_key_w),
       .round9_key
       .round10_key
                         (round10_key_w)
68
    );
69
70
     engine_round_transformer transformer_module (
71
                     (rst_),
72
       .clk
                    (clk),
73
74
       // inputs
75
       .plaintext
                         (plain),
76
                            (transformer_start_w),
77
       .transformer_start
       .output_read
                             (output_read_w),
78
       // -- keys
       .round0_key
                          (round0_key_w),
80
       .round1_key
                          (round1_key_w),
81
       .round2_key
                          (round2_key_w),
82
       .round3_key
                          (round3_key_w),
       .round4_key
                          (round4_key_w),
84
       .round5_key
                          (round5_key_w),
85
       .round6_key
                          (round6_key_w),
86
       .round7_key
                          (round7_key_w),
87
       .round8_key
                          (round8_key_w),
88
       .round9_key
                          (round9_key_w),
89
       .round10_key
                         (round10_key_w),
91
       // output
92
       .ciphertext
                          (cipher),
93
       .transformer_done (transformer_done_w)
94
     );
95
96
     output_interface output_module (
97
                     (rst_),
       .rst_
                    (clk),
       .clk
99
100
       // inputs
101
```

```
.transformer_done (transformer_done_w),
       .ciphertext
                         (cipher),
103
104
       // outputs
105
                       (dout),
       .data_out
       .data_ok
                       (data_ok),
107
       .output_read
                      (output_read_w)
108
     );
109
110
     `define TOPMODULE
111
     // the "macro" to dump signals
112
     initial begin
113
     $dumpfile ("simulation/aes_engine.vcd");
114
     $dumpvars(0, aes_engine);
115
     end
116
117
     endmodule
```

6.2.2 Input Interface

```
// Define module IO
    module input_interface (
      // -- input interface
3
      input clk, input rst_,
      input[7:0] din,
      input[1:0] cmd,
      output ready,
      input transformer_done,
      // -- to engine
      output key_start,
10
      output[127:0] plain_out,
11
      output[127:0] key_out
12
    );
13
14
    // Define FSM states
15
    localparam S_ID = 2'b00; // Idle state
16
    localparam S_SP = 2'b01; // Set plaintext state
17
    localparam S_SK = 2'b10; // Set key state
18
    localparam S_ST = 2'b11; // Start encryption
19
20
    // Define registers
21
    // -- FSM state registers
22
    reg[1:0] state, next_state;
23
    initial state=S_ID;
24
    // -- plaintext and key registers
    reg[127:0] plain, key;
26
    initial plain = 128'hFOODBABEFOODBABEFOODBABE;
27
    initial key = 128'hF00DBABEF00DBABEF00DBABE;
28
    assign plain_out = plain;
29
    assign key_out = key;
30
    // -- serial input counter registers
31
    reg[3:0] p_i, k_i;
    initial p_i=0;
33
    initial k_i=0;
34
    // output key_start if plain and key ready and start cmd
   assign key_start = (p_i == 4'hF) \&\& (k_i == 4'hF) \&\& (state == S_ST);
```

```
// input interface ready if state is idle
    assign ready = (state == S_ID);
39
    // Reset functions
40
    task resetkey;
41
     begin
42
        43
       k_i = 4'h0;
44
      end
    endtask
46
    task resetplain;
47
     begin
48
        p_i = 4'h0;
50
      end
51
    endtask
52
53
    // Next state combinational logic
54
    always @(negedge clk) state <= next_state;</pre>
55
    always @(posedge clk)
56
    begin:next_state_decode
57
      // reset logic
58
      if (!rst_) begin
59
        resetplain();
60
        resetkey();
61
        next_state = S_ID;
62
      end
63
      // command parse
      else case (cmd)
65
        // Set plaintext state
66
        S_SP: begin
67
          // reset if first input
          if (state != S_SP) resetplain();
69
          else p_i <= p_i+1;
70
71
          // return to idle or keep state
          if (p_i == 4'hF) next_state = S_ID; // recieved 16 bytes, return to idle
72
          else
73
          begin
74
            // still reciving bytes
75
            // read plain from din
            plain = {plain[119:0], din}; // Left shift and insert
77
           next_state = S_SP;
78
79
          end
        end
80
81
        // Set key state
82
        S_SK: begin
          // reset if first input
84
          if (state != S_SK) resetkey();
85
          else k_i <= k_i+1;
86
87
          // return to idle or keep state
88
          if (k_i == 4'hF) next_state = S_ID; // recieved 16 bytes, return to idle
89
          else
90
          begin
91
            // still recieving bytes
92
            // read key from din
93
           key = {key[119:0], din}; // Left shift and insert
94
```

```
next_state = S_SK;
96
         end
97
98
         // Start encryption state
         S_ST: begin
100
            // start engine
101
            if ((p_i == 4'hF) && (k_i == 4'hF)) next_state = S_ST;
102
            // return to idle
            //? this is a synchronous reset of plain text after encryption is complete
104
            //! reset only the plain text, in case we want to encrypt more plaintext
105
            \hookrightarrow with the same key
            if (transformer_done) begin
106
              // encyrption engine is done, we can reset
107
             resetplain();
108
              // resetkey();
109
110
              next_state = S_ID;
111
            // otherwise wait in this state
112
            else next_state = S_ST;
113
         end
114
115
         // stay idle
116
         default: next_state = S_ID;
117
       endcase
118
     end
119
120
```

6.2.3 Round Keys Generator

```
// Define module IO
    module engine_key_generator (
2
      input rst_, clk,
      // input from input_interface
      input[127:0] key_in,
5
      input key_start,
      // output to round transformer
      output transformer_start, // start transformer signal
      output[127:0] round0_key, // pre-round key
10
      output[127:0] round1_key,
      output[127:0] round2_key,
11
      output[127:0] round3_key,
12
      output[127:0] round4_key,
13
      output[127:0] round5_key,
14
      output[127:0] round6_key,
15
      output[127:0] round7_key,
16
      output[127:0] round8_key,
17
      output[127:0] round9_key,
18
      output[127:0] round10_key
19
    );
20
21
    // Define registers
    // -- round transformer start signal
23
    reg transformer_start_r;
24
    initial transformer_start_r = 0;
25
   // initial transformer_start_r = 11'b000000000000;
```

```
assign transformer_start = transformer_start_r;
    // -- keys array register
    reg [127:0] round_keys[10:0];
29
    assign round0_key = round_keys[0];
30
    assign round1_key = round_keys[1];
31
    assign round2_key = round_keys[2];
32
    assign round3_key = round_keys[3];
33
    assign round4_key = round_keys[4];
34
    assign round5_key = round_keys[5];
    assign round6_key = round_keys[6];
36
    assign round7_key = round_keys[7];
37
    assign round8_key = round_keys[8];
38
    assign round9_key = round_keys[9];
    assign round10_key = round_keys[10];
40
41
    // Main Logic
42
    // -- Asynchronous reset logic
43
    always @(negedge rst_) begin
44
     reset_round_keys();
45
    end
46
    // -- Engine start logic
47
    //? maybe we can do the key gen per round and the encryption rounds in parallel
48
    // ---- loop counter
49
    reg [5:0] i; // max 64 counts
    initial i = 6'b000000;
51
    // ---- key byte array for calculations
52
    reg [31:0] w[43:0];
53
    // ---- temp word for each word calculation
54
    reg [31:0] tempword;
55
56
    always @(posedge clk) begin
57
      // engine start cmd issued
      if (key_start) begin
59
60
        if (i == 0) begin
61
          // for loop iteration 0, computes first 4 keys
62
63
          // set pre-round key
64
          w[0] = key_in[127:96];
65
          w[1] = key_in[95:64];
          w[2] = key_in[63:32];
67
          w[3] = key_in[31:0];
68
          // -- copy to output register
69
          round_keys[0] = key_in;
          $display("Pre-Round Key:");
71
          $write("%02X %02X %02X %02X\n", round_keys[0][127:120],
72
           \rightarrow round_keys[0][95:88], round_keys[0][63:56], round_keys[0][31:24]);
          $write("%02X %02X %02X %02X\n", round_keys[0][119:112],
73

    round_keys[0][87:80], round_keys[0][55:48], round_keys[0][23:16]);

          $write("%02X %02X %02X %02X\n", round_keys[0][111:104],
74
           \rightarrow round_keys[0][79:72], round_keys[0][47:40], round_keys[0][15:8]);
          $write("%02X %02X %02X %02X\n", round_keys[0][103:96],
75

    round_keys[0][71:64], round_keys[0][39:32], round_keys[0][7:0]);

76
          // update for loop with offset since this iteration counts as 4 iterations
          i = i + 3;
78
        end
79
80
```

```
if (i > 3 \&\& i < 44) begin
           // for loop iterations 4-43
83
            //// for (i=4; i<44; i=i+1) begin
84
              tempword = w[i-1];
              if ((i \% 4) == 0) begin
86
                // every 4th round, we need the round mixing function
87
                tempword = subword(rotword(tempword)) ^ round_constant(i/4);
              end
89
90
             w[i] = w[i-4] ^ tempword;
91
92
              // $display(i/4, i%4);
              if ((i \% 4) == 3) begin
94
                // round done, print round keys
95
                $write("Round %0d Key:", (i/4));
                $display("");
                write(\%02X \%02X \%02X \%02X \n'', w[((i/4)*4)][31:24],
98
                \rightarrow w[((i/4)*4)+1][31:24], w[((i/4)*4)+2][31:24],
                \rightarrow w[((i/4)*4)+3][31:24]);
                write("\%02X \%02X \%02X \%02X n", w[((i/4)*4)][23:16],
                \rightarrow w[((i/4)*4)+1][23:16], w[((i/4)*4)+2][23:16],
                \rightarrow W[((i/4)*4)+3][23:16]);
                write("\%02X \%02X \%02X \%02X n", w[((i/4)*4)][15:8],
100
                \rightarrow \quad \text{w[((i/4)*4)+1][15:8] , w[((i/4)*4)+2][15:8] , w[((i/4)*4)+3][15:8]}
                \rightarrow );
                write(\%02X\%02X\%02X\n'', w[((i/4)*4)][7:0], w[((i/4)*4)+1][7:0]
101
                \rightarrow , w[((i/4)*4)+2][7:0] , w[((i/4)*4)+3][7:0] );
                // copy to output registers
102
                round_keys[i/4] = {w[i-3], w[i-2], w[i-1], w[i]};
103
              end
104
           //// end
105
         end
106
107
108
         if (i > 43) begin
           // for loop iteration 44+ (last iteration)
109
110
           $display("----");
111
           // issue round transformer start
112
           transformer_start_r = 1;
         end
114
115
         // update for loop i
116
         if (i < 44) begin
117
           i = i + 1;
118
         end
119
120
       end
121
122
123
     // handling when new key is requested
124
     always @(posedge key_start) begin
125
       // ? if the key is the same as the last computed key, dont recompute
126
       // ? just issue transformer start
127
       if (i > 43 && round_keys[0] == key_in) begin
128
         // keys already computed
129
         i = 44;
130
         $display("----");
131
```

```
$display("Same key requested, skipping computation.");
133
       else if (i == 0 \mid \mid i>43) begin
134
         // new key requested
135
         i = 0;
         $display("----");
137
         $write("Generating round keys for key %032X\n", key_in);
138
       end
139
     end
140
     // when key generator is finished, reset the transformer_start signal
141
     always @(negedge key_start) begin
142
       transformer_start_r = 0;
143
     end
144
145
     // Define functions
146
     // -- Reset Round Keys
147
148
     task reset_round_keys;
       begin:rst_keys
149
         integer i;
150
         //// for (i = 0; i < 11; i = i + 1) begin
151
                  round_keys[i] = 0;
152
         //// end
153
         round_keys[0] = 0;
154
         round_keys[1] = 0;
155
         round_keys[2] = 0;
156
         round_keys[3] = 0;
157
         round_keys[4] = 0;
158
         round_keys[5] = 0;
         round_keys[6] = 0;
160
         round_keys[7] = 0;
161
         round_keys[8] = 0;
162
         round_keys[9] = 0;
163
         round_keys[10] = 0;
164
         transformer_start_r = 0;
165
166
       end
     endtask
167
     // -- Round Constant (RCon)
168
     // ---- Function to get the round constant
169
     function [31:0] round_constant(input integer round);
170
     begin
171
       case (round)
172
         1: round_constant = 32'h01000000;
173
174
         2: round_constant = 32'h02000000;
         3: round_constant = 32'h04000000;
175
         4: round_constant = 32'h08000000;
176
         5: round_constant = 32'h10000000;
177
         6: round_constant = 32'h20000000;
178
         7: round_constant = 32'h40000000;
179
         8: round_constant = 32'h80000000;
180
         9: round_constant = 32'h1B000000;
181
         10: round_constant = 32'h36000000;
182
           11: round_constant = 32'h6C000000;
183
           12: round_constant = 32'hD8000000;
184
         default: round_constant = 32'h00000000;
185
       endcase
186
187
     endfunction
188
    // -- Function for rotate words
```

```
function [31:0] rotword(input [31:0]word);
       begin
191
         // circular left shift of words
192
         // b0, b1, b2, b3 ==> b1, b2, b3, b0
193
         rotword = {word[23:0], word[31:24]};
194
195
     endfunction
196
     // -- Function for substitute words
197
     function [31:0] subword(input [31:0]word);
198
199
         // substitute words using AES SBOX
200
         subword = {aes_sbox(word[31:24]), aes_sbox(word[23:16]),
201
         \rightarrow aes_sbox(word[15:8]), aes_sbox(word[7:0])};
202
     endfunction
203
204
     // AES BOX Substitutions
205
     // -- Function for AES SBOX
206
     function [7:0] aes_sbox(input [7:0]in);
207
       begin
208
       case(in)
                    // synopsys full_case parallel_case
209
          8'h00: aes_sbox=8'h63;
210
          8'hff: aes_sbox=8'h16;
465
466
```

```
8'hff: aes_sbox=8'h16;
endcase
end
endfunction
```

6.2.4 Round Transformer

```
// Define module IO
    module engine_round_transformer (
2
      input rst_, clk,
      // input from input_interface
4
      input[127:0] plaintext,
5
      // input from engine_key_generator
      input transformer_start,
      input[127:0] round0_key, // pre-round key
      input[127:0] round1_key,
      input[127:0] round2_key,
10
      input[127:0] round3_key,
11
      input[127:0] round4_key,
12
      input[127:0] round5_key,
13
14
      input[127:0] round6_key,
      input[127:0] round7_key,
15
      input[127:0] round8_key,
16
      input[127:0] round9_key,
17
      input[127:0] round10_key,
18
      // input from output_interface
      input output_read,
20
      // output to output_interface
21
      output[127:0] ciphertext,
22
      // control signal output to engine_key_generator, input_interface,
23
      → output_interface
      output transformer_done
24
   |);
```

```
// Define registers
   // -- round transformer done signal
28
   reg transformer_done_r;
29
   initial transformer_done_r = 0;
   assign transformer_done = transformer_done_r;
31
   // -- round transformer key array
32
   reg [127:0] round_keys[10:0];
33
   initial resetkeys;
   // -- round transformer working block register
35
   reg [127:0] state_block;
36
   37
   // -- loop counter
   reg [3:0] i; // max 15 counts
39
   initial i = 4'h0;
40
   // -- round trasnformer ciphertext register
41
   reg [127:0] ciphertext_r;
   43
   assign ciphertext = ciphertext_r;
44
45
   // Main Logic
   // -- Asynchronous reset logic
47
   always @(negedge rst_ or posedge output_read) begin
48
     resetcipher;
49
     resetkeys;
50
     51
     transformer_done_r = 0;
52
     i = 0;
53
54
   // -- Transformer start logic
55
   always @(posedge clk) begin
56
     // transformer start cmd issued
57
     if (transformer_start) begin
58
59
       if (i == 0) begin
60
         // for loop pre-iteration
61
62
         transformer_done_r = 0;
63
         // read plaintext
64
         state_block = plaintext;
         $display("Plaintext:");
66
         print_matrix(state_block);
67
         // read round keys
68
         round_keys[0] = round0_key;
69
         round_keys[1] = round1_key;
70
         round_keys[2] = round2_key;
71
         round_keys[3] = round3_key;
72
         round_keys[4] = round4_key;
73
         round_keys[5] = round5_key;
74
         round_keys[6] = round6_key;
75
         round_keys[7] = round7_key;
76
         round_keys[8] = round8_key;
77
         round_keys[9] = round9_key;
78
         round_keys[10] = round10_key;
79
         // pre-round key
81
         state_block = state_block ^ round_keys[0];
82
         $display("Pre-Round State:");
83
```

```
print_matrix(state_block);
85
86
         if ( i > 0 \&\& i < 10) begin
87
           // for loop iterations 1-9
89
           // encryption rounds
90
         //// for (i=1; i<10; i=i+1) begin
91
           // Rijndael
           // -- SubBytes
93
           // state_block = SubBytes(state_block);
94
           // actually, using TBOX already does SubBytes (aes_tbox(byte,1) ==
95
            → aes_sbox(byte))
           // -- ShiftRow
96
           state_block = ShiftRow(state_block);
97
           // -- MixCol
           state_block = MixCol(state_block);
           // -- Key XOR
100
           state_block = state_block ^ round_keys[i];
101
           // -- Print
103
           $write("Round %0d State:", i);
104
           $display("");
105
           print_matrix(state_block);
         //// end
107
         end
108
109
         if (i == 10) begin
           // for loop iteration 10
111
112
           // last round
113
           // -- SubBytes
114
           state_block = SubBytes(state_block);
115
           // -- ShiftRow
116
           state_block = ShiftRow(state_block);
117
           // -- Key XOR
118
           state_block = state_block ^ round_keys[10];
119
           // -- Print
120
           $display("Round 10 State / Ciphertext:");
121
           print_matrix(state_block);
         end
123
124
         if (i == 10) begin
125
           // for loop iteration 10 (last iteration)
126
127
           // output ciphertext
128
           ciphertext_r = state_block;
           transformer_done_r = 1;
130
131
132
         // if output is ready, but has not been read yet
133
         // just idle; by not incrementing i
134
         if (i > 10) begin
135
           // for loop iteration 11+
136
           // idle waiting for output_read to go high
137
           // posedge check on output_read in code above
138
         end
139
         else begin
140
```

```
// 0 <= i <= 10, increment normally
141
       // update for loop i
142
       i = i + 1;
143
      end
144
145
     end
146
   end
147
148
   // Define functions
149
   // -- Reset functions
150
   task resetcipher;
151
152
    begin
      153
     end
154
   endtask
155
   task resetkeys;
156
   begin
157
    158
     159
     160
    161
    162
    163
    164
    round_keys[7] =
                 165
    166
    167
    168
   end
169
   endtask
170
   // -- Print functions
171
172
   // Function to print a 128-bit register as a 4x4 table of two hex digits in

→ column-major order

   task print_matrix(input [127:0] data);
173
174
   begin
     // Print the 4x4 table
175
     $write("%02X %02X %02X %02X\n", data[127:120], data[95:88], data[63:56],
176

    data[31:24]);

    $write("%02X %02X %02X %02X\n", data[119:112], data[87:80], data[55:48],
177
     \rightarrow data[23:16]);
     $write("%02X %02X %02X %02X\n", data[111:104], data[79:72], data[47:40],
178

→ data[15:8]);
    $write("%02X %02X %02X %02X\n", data[103:96], data[71:64], data[39:32],
179
     \rightarrow data[7:0]);
    end
180
   endtask
181
182
   // AES Functions
183
   // -- AES SBOX SubBytes on state block
184
   function [127:0] SubBytes(input [127:0] input_block);
185
     //? since aes_tbox(byte,1) == aes_sbox(byte)
186
     //? we could just do aes_tbox(byte,1)
187
     //? to avoid importing aes_sbox
188
     //? but actually, last round needs SubBytes without MixCol, so AES_SBOX still
189
     \hookrightarrow needed!
    begin
190
      SubBytes = {
191
        aes_sbox(input_block[127:120]), aes_sbox(input_block[119:112]),
192
```

```
aes_sbox(input_block[111:104]), aes_sbox(input_block[103:96]),
           aes_sbox(input_block[95:88]),
                                             aes_sbox(input_block[87:80]),
194
           aes_sbox(input_block[79:72]),
                                             aes_sbox(input_block[71:64]),
195
           aes_sbox(input_block[63:56]),
                                             aes_sbox(input_block[55:48]),
196
           aes_sbox(input_block[47:40]),
                                             aes_sbox(input_block[39:32]),
197
           aes_sbox(input_block[31:24]),
                                             aes_sbox(input_block[23:16]),
198
           aes_sbox(input_block[15:8]),
                                             aes_sbox(input_block[7:0])
199
         };
200
       end
201
     endfunction
202
     // -- AES ShiftRow on state block
203
     function [127:0] ShiftRow(input [127:0] input_block);
204
       reg [127:0]roworder;
205
       reg [127:0] shiftedroworder;
206
       begin
207
         //! rotword on logical rows! not collums
208
         // column order to row order
209
         roworder = {
210
           input_block[127:120], input_block[95:88], input_block[63:56],
211
           \rightarrow input_block[31:24],
           input_block[119:112], input_block[87:80], input_block[55:48],
212

    input_block[23:16],

           input_block[111:104], input_block[79:72], input_block[47:40],
213
           \rightarrow input_block[15:8],
                                  input_block[71:64], input_block[39:32],
           input_block[103:96],
214
           → input_block[7:0]
         };
215
         // circular left shift
216
         shiftedroworder = {
217
           roworder [127:96],
                                                         // First row (unchanged)
218
           rotword(roworder[95:64]),
                                                         // Circular left-shift the second
219
           \rightarrow row by 1
           rotword(rotword(roworder[63:32])),
                                                         // Circular left-shift the third
220
           \rightarrow row by 2
           rotword(rotword(roworder[31:0]))) // Circular left-shift the fourth
221
           \rightarrow row by 3
         };
222
         // row order back to column order
223
         ShiftRow = {
224
           shiftedroworder[127:120], shiftedroworder[95:88], shiftedroworder[63:56],
           shiftedroworder[119:112], shiftedroworder[87:80], shiftedroworder[55:48],
226

    shiftedroworder[23:16],

           shiftedroworder[111:104], shiftedroworder[79:72], shiftedroworder[47:40],
227
           ⇔ shiftedroworder [15:8],
           shiftedroworder[103:96], shiftedroworder[71:64], shiftedroworder[39:32],
228
               shiftedroworder[7:0]
         };
229
       end
230
     endfunction
231
     // -- Function for rotate words
232
     function [31:0] rotword(input [31:0]word);
233
       begin
234
         // circular left shift of words
235
         // b0, b1, b2, b3 ==> b1, b2, b3, b0
236
         rotword = {word[23:0], word[31:24]};
237
       end
238
     endfunction
239
```

```
// -- AES MixCol on state block
     function [127:0] MixCol(input [127:0] input_block);
241
       begin
242
         // IMPLEMENTATION USING AES_TBOX
243
         MixCol = {
           // if column = {a, b, c, d}
245
           // then AES TBOX is
246
           // a = TBOX(a)[02] ^ TBOX(b)[03] ^ TBOX(c)[01] ^ TBOX(d)[01]
247
           // b = TBOX(a)[01] ^ TBOX(b)[02] ^ TBOX(c)[03] ^ TBOX(d)[01]
248
           //c = TBOX(a)[01] ^ TBOX(b)[01] ^ TBOX(c)[02] ^ TBOX(d)[03]
249
           // d = TBOX(a)[03] ^ TBOX(b)[01] ^ TBOX(c)[01] ^ TBOX(d)[02]
250
           // using our TBOX implementation
251
           // a = aes_tbox(a,2) ^ aes_tbox(b,3) ^ aes_tbox(c,1) ^ aes_tbox(d,1)
252
           // b = aes_tbox(a,1) ^ aes_tbox(b,2) ^ aes_tbox(c,3) ^ aes_tbox(d,1)
253
           // c = aes_tbox(a,1) ^ aes_tbox(b,1) ^ aes_tbox(c,2) ^ aes_tbox(d,3)
254
           // d = aes_tbox(a,3) ^ aes_tbox(b,1) ^ aes_tbox(c,1) ^ aes_tbox(d,2)
255
           // but our {a,b,c,d} columns are:
256
           // Column 1: a=input_block[127:120], b=input_block[119:112],
257
           \hookrightarrow c=input_block[111:104], d=input_block[103:96]
           // Column 2: a=input_block[95:88],
                                                  b=input_block[87:80],
258
           \rightarrow c=input_block[79:72],
                                         d=input_block[71:64]
           // Column 3: a=input_block[63:56],
                                                  b=input_block[55:48],
259
                                         d=input_block[39:32]
           \hookrightarrow c=input_block[47:40],
           // Column 4: a=input_block[31:24],
                                                 b=input_block[23:16],

    c=input_block[15:8],

                                         d=input_block[7:0]
           // so we have to substitute each a,b,c,d value for each column with the
261
              index references above:
263
           // Column 1
264
265
             /*CM Row 1*/
             {aes_tbox(input_block[127:120], 2) ^ aes_tbox(input_block[119:112], 3) ^
267
              aes_tbox(input_block[111:104], 1) ^ aes_tbox(input_block[103:96],
              \hookrightarrow 1)},
             /*CM Row 2*/
268
             {aes_tbox(input_block[127:120], 1) ^ aes_tbox(input_block[119:112], 2) ^
269
              aes_tbox(input_block[111:104], 3) ^ aes_tbox(input_block[103:96],
              \rightarrow 1)},
             /*CM Row3*/
             {aes_tbox(input_block[127:120], 1) ^ aes_tbox(input_block[119:112], 1) ^
271
              aes_tbox(input_block[111:104], 2) ^ aes_tbox(input_block[103:96],
              \rightarrow 3)},
             /*CM Row4*/
272
             {aes\_tbox(input\_block[127:120], 3) ^ aes\_tbox(input\_block[119:112], 1) ^ }
273
              → aes_tbox(input_block[111:104], 1) ^ aes_tbox(input_block[103:96], 2)}
           },
274
           // Column 2
275
           {
276
             /*CM Row 1*/
277
             {aes_tbox(input_block[95:88], 2) ^ aes_tbox(input_block[87:80], 3) ^
              → aes_tbox(input_block[79:72], 1) ^ aes_tbox(input_block[71:64], 1)},
279
             \{aes\_tbox(input\_block[95:88], 1) ^ aes\_tbox(input\_block[87:80], 2) ^ 
280
              \rightarrow aes_tbox(input_block[79:72], 3) ^ aes_tbox(input_block[71:64], 1)},
             /*CM Row3*/
281
             {aes_tbox(input_block[95:88], 1) ^ aes_tbox(input_block[87:80], 1) ^
282
              \rightarrow aes_tbox(input_block[79:72], 2) ^ aes_tbox(input_block[71:64], 3)},
```

```
/*CM Row4*/
              {aes_tbox(input_block[95:88], 3) ^ aes_tbox(input_block[87:80], 1) ^
284
                 aes_tbox(input_block[79:72], 1) ^ aes_tbox(input_block[71:64], 2)}
           },
285
            // Column 3
           {
287
              /*CM Row 1*/
288
              {aes_tbox(input_block[63:56], 2) ^ aes_tbox(input_block[55:48], 3) ^
              \rightarrow aes_tbox(input_block[47:40], 1) ^ aes_tbox(input_block[39:32], 1)},
290
              {aes_tbox(input_block[63:56], 1) ^ aes_tbox(input_block[55:48], 2) ^
291
              \rightarrow aes_tbox(input_block[47:40], 3) ^ aes_tbox(input_block[39:32], 1)},
              /*CM Row3*/
292
              {aes_tbox(input_block[63:56], 1) ^ aes_tbox(input_block[55:48], 1) ^
293
              \rightarrow aes_tbox(input_block[47:40], 2) ^ aes_tbox(input_block[39:32], 3)},
              /*CM Row4*/
294
              {aes_tbox(input_block[63:56], 3) ^ aes_tbox(input_block[55:48], 1) ^
295
                 aes_tbox(input_block[47:40], 1) ^ aes_tbox(input_block[39:32], 2)}
           }.
296
            // Column 4
            {
298
              /*CM Row 1*/
299
              {aes_tbox(input_block[31:24], 2) ^ aes_tbox(input_block[23:16], 3) ^
300
              → aes_tbox(input_block[15:8], 1) ^ aes_tbox(input_block[7:0], 1)},
301
              {aes_tbox(input_block[31:24], 1) ^ aes_tbox(input_block[23:16], 2) ^
302
              → aes_tbox(input_block[15:8], 3) ^ aes_tbox(input_block[7:0], 1)},
              /*CM Row3*/
303
              {aes_tbox(input_block[31:24], 1) ^ aes_tbox(input_block[23:16], 1) ^
304
              \  \, \rightarrow \  \, aes\_tbox(input\_block[15:8]\,,\ 2)\  \, \widehat{}\  \, aes\_tbox(input\_block[7:0]\,,\ 3)\},
              /*CM Row4*/
305
              {aes_tbox(input_block[31:24], 3) ^ aes_tbox(input_block[23:16], 1) ^
306
                 aes_tbox(input_block[15:8], 1) ^ aes_tbox(input_block[7:0], 2)}
           }
307
         };
308
309
       end
310
     endfunction
311
312
     // AES BOX Substitutions
313
     // -- Function for AES SBOX
314
     function [7:0] aes_sbox(input [7:0]in);
315
       begin
316
                    // synopsys full_case parallel_case
317
       case(in)
          8'h00: aes_sbox=8'h63;
318
```

```
8'hff: aes_sbox=8'h16;
573
       endcase
575
       end
     endfunction
576
     // -- Function for AES SBOX
577
     function [7:0] aes_tbox(input [7:0]in, input integer mult);
578
       // full_tbox maps to {Srd, 2*Srd, 3*Srd}
579
       reg [23:0] full_tbox;
580
       begin
       case(in)
                    // synopsys full_case parallel_case
582
         8'h00: full_tbox=24'b101001011100011001100011;
583
```

```
8'hff: full_tbox=24'b001110100010110000010110;
       endcase
839
       // split for required mult
840
       // Constant matrix:
841
       // 02 03 01 01
       // 01 02 03 01
843
       // 01 01 02 03
844
       // 03 01 01 02
845
       // where, for AES TBOX
       // 03 = [23:16]
847
       // 02 = [15:8]
848
       // 01 = [7:0]
849
850
       case (mult)
         3: aes_tbox = full_tbox[23:16];
851
         2: aes_tbox = full_tbox[15:8];
852
         1: aes_tbox = full_tbox[7:0];
853
854
       endcase
       end
855
     endfunction
856
```

6.2.5 Output Interface

```
// Define module IO
   module output_interface(
2
     input rst_, clk,
     // input from engine_round_transformer
     input transformer_done,
     input[127:0] ciphertext,
6
      // outputs
     output[7:0] data_out,
     output data_ok,
     output output_read
10
11
   );
12
    // Define registers
13
    // -- ciphertext hold register
14
    reg [127:0] output_hold;
15
    16
   // -- output register
17
   reg [7:0] output_port;
18
   initial output_port = 8'h00;
   assign data_out = output_port;
20
   // -- output control signals
21
   reg data_ok_r;
22
    initial data_ok_r = 0;
23
   assign data_ok = data_ok_r;
24
   reg output_read_r;
25
   initial output_read_r = 0;
   assign output_read = output_read_r;
27
   // -- internal control signals
28
   reg[4:0] i;
29
   initial i = 5'b00000;
30
31
   // Main Logic
32
   // -- Asynchronous reset logic
```

```
always @(negedge rst_) begin
      output_port = 8'h00;
36
     i = 5'b00000;
37
   end
38
    // -- Output latch logic
39
    always @(posedge transformer_done) begin
40
     // ? add check here to see if output_read is finished
41
     // ? not needed; it takes 8 clock cycles to output the ciphertext
42
     // ? and 8 clock cycles to input the new plaintext
43
     // ? therefore these two tasks may be done independently and simultaneously
44
     // ? without any conflicts
45
     // copy ciphertext
     output_hold = ciphertext;
47
     // set in to begin
48
     i = 1;
49
    end
    always @(posedge clk) begin
51
     if (i == 0) begin
52
       // idling
53
       output_read_r = 0;
55
     if (i == 1) begin
56
       // read first byte and set output data ok
       output_port = output_hold[127:120];
58
       data_ok_r = 1;
59
      end
60
     else if (i <= 16) begin
61
       // sequentially shift and output bytes 2-16
62
       output_hold = output_hold << 8;</pre>
63
       output_port = output_hold[127:120];
64
      end
      else if (i == 17) begin
66
       // finished outputing reset
67
       data_ok_r = 0;
68
       output_port = 8'h00;
70
       i = 5'b00000;
71
       output_read_r = 1;
72
73
      end
      // increment i counter to next byte
74
     if (i \ge 1) begin
75
       i = i + 1;
76
      end
77
   end
```

6.3 Synthesis Ready

Below is the synthesis ready version of the code. Many modules have been edited to; use asynchronous assigns (<=), only assign one variable per execution of an always @(posedge clk) through the use of sub-loop counters (usually i_i and nested if statements), as well as only assigning variables in a single always @(posedge clk) block (no always on edges of any other signals).

6.3.1 Top Module

```
// define testbench module for input interface + engine_key_generator
2
    module aes_engine(
      // -- input interface
3
      input clk, input rst_,
      input[7:0] din,
      input[1:0] cmd,
      output interface_ready,
      // -- output interface
      output[7:0] dout,
10
      output data_ok
11
    );
12
13
    // control signals
14
    wire key_start, transformer_start_w, transformer_done_w, output_read_w;
15
16
    wire [127:0] plain, key, cipher;
17
18
    wire[127:0] round0_key_w; // pre-round key
19
    wire[127:0] round1_key_w;
20
    wire[127:0] round2_key_w;
21
    wire[127:0] round3_key_w;
22
    wire[127:0] round4_key_w;
23
    wire[127:0] round5_key_w;
24
    wire[127:0] round6_key_w;
25
    wire[127:0] round7_key_w;
26
    wire[127:0] round8_key_w;
27
    wire[127:0] round9_key_w;
    wire[127:0] round10_key_w;
29
30
    input_interface input_module (
31
      .clk
                       (clk),
32
      .rst_
                       (rst_),
33
34
      // inputs
35
                       (din),
      .din
                       (cmd),
37
      .transformer_done
                          (transformer_done_w),
38
      // outputs
                      (key_start),
      .key_start
41
      .plain_out
                       (plain),
42
      .key_out
                       (key),
43
44
      .ready
                       (interface_ready)
   );
45
```

```
engine_key_generator key_gen_module (
47
                              (rst_),
48
       .rst_
                     (clk),
       .clk
49
50
       // inputs
51
       .key_in
                              (key),
52
       .key_start
                          (key_start), //rename input wire to key_gen_start
53
       // outputs
55
       .transformer_start (transformer_start_w),
56
       // -- keys
57
       .round0_key
                          (round0_key_w),
58
       .round1_key
                          (round1_key_w),
59
       .round2_key
                          (round2_key_w),
60
       .round3_key
                          (round3_key_w),
62
       .round4_key
                          (round4_key_w),
       .round5_kev
                          (round5_key_w),
63
       .round6_key
                          (round6_key_w),
64
       .round7_key
                          (round7_key_w),
       .round8_key
                          (round8_key_w),
66
       .round9_key
                          (round9_key_w),
67
       .round10_key
                         (round10_key_w)
68
     );
69
70
     engine_round_transformer transformer_module (
71
                      (rst_),
       .rst_
72
       .clk
                     (clk),
73
74
       // inputs
75
       .plaintext
                         (plain),
76
                             (transformer_start_w),
77
       .transformer_start
       .output_read
                              (output_read_w),
78
       // -- keys
79
                          (round0_key_w),
       .round0_key
80
                          (round1_key_w),
       .round1_key
81
       .round2_key
                          (round2_key_w),
82
       .round3_key
                          (round3_key_w),
83
                          (round4_key_w),
       .round4_key
84
       .round5_key
                          (round5_key_w),
       .round6_key
                          (round6_key_w),
86
       .round7_key
                          (round7_key_w),
87
       .round8_key
                          (round8_key_w),
88
       .round9_key
                          (round9_key_w),
89
       .round10_key
                         (round10_key_w),
90
91
       // output
92
       .ciphertext
                          (cipher),
93
       .transformer_done (transformer_done_w)
94
     );
95
96
     output_interface output_module (
97
                      (rst_),
       .\mathtt{rst}_{-}
98
       .clk
                     (clk),
99
100
       // inputs
101
       .transformer_done (transformer_done_w),
102
       .ciphertext
                          (cipher),
103
```

```
// outputs
105
        .data_out
                         (dout),
106
        .data_ok
                        (data_ok),
107
                        (output_read_w)
        .output_read
108
     );
109
110
     endmodule
111
```

6.3.2 Input Interface

```
// Define module IO
   module input_interface (
2
      // -- input interface
      input clk, input rst_,
      input[7:0] din,
5
      input[1:0] cmd,
      output ready,
      input transformer_done,
      // -- to engine
      output key_start,
10
11
      output[127:0] plain_out,
     output[127:0] key_out
12
   );
13
14
    // Define FSM states
15
   localparam S_ID = 2'b00; // Idle state
16
   localparam S_SP = 2'b01; // Set plaintext state
17
    localparam S_SK = 2'b10; // Set key state
    localparam S_ST = 2'b11; // Start encryption
19
20
    // Define registers
21
   // -- FSM state registers
   reg[1:0] state, next_state;
23
    initial state=S_ID;
24
    // -- plaintext and key registers
25
   reg[127:0] plain, key;
    initial plain = 128'hF00DBABEF00DBABEF00DBABE;
27
    initial key = 128'hF00DBABEF00DBABEF00DBABE;
28
29
    assign plain_out = plain;
   assign key_out = key;
   // -- serial input counter registers
31
   reg[3:0] p_i, k_i;
32
   initial p_i=0;
33
    initial k_i=0;
34
    // output key_start if plain and key ready and start cmd
35
    assign key_start = (p_i == 4'hF) \&\& (k_i == 4'hF) \&\& (state == S_ST);
36
    // input interface ready if state is idle
37
    assign ready = (state == S_ID);
38
39
    // Reset functions
40
    task resetkey;
41
42
       43
       k_i \le 4'h0;
44
      end
```

```
endtask
     task resetplain;
48
       begin
         49
         p_i <= 4'h0;
50
       end
51
     endtask
52
53
     // Next state combinational logic
     always @(negedge clk) state <= next_state;</pre>
55
     always @(posedge clk)
56
     begin:next_state_decode
57
       // reset logic
       if (!rst_) begin
59
         resetplain();
60
         resetkey();
61
62
         next_state <= S_ID;</pre>
       end
63
       // command parse
64
       else case (cmd)
         // Set plaintext state
66
         S_SP: begin
67
           // reset if first input
68
           if (state != S_SP) resetplain();
           else p_i <= p_i+1;</pre>
70
           // return to idle or keep state
71
           if (p_i == 4'hF) next_state <= S_ID; // recieved 16 bytes, return to idle
72
73
           else
           begin
74
             // still reciving bytes
75
             // read plain from din
76
             plain <= {plain[119:0], din}; // Left shift and insert</pre>
             next_state <= S_SP;</pre>
78
           end
79
80
         end
81
         // Set key state
82
         S_SK: begin
83
           // reset if first input
84
           if (state != S_SK) resetkey();
           else k_i <= k_i+1;
86
87
           // return to idle or keep state
88
           if (k_i == 4'hF) next_state <= S_ID; // recieved 16 bytes, return to idle
           else
90
           begin
91
             // still recieving bytes
             // read key from din
93
             key <= {key[119:0], din}; // Left shift and insert</pre>
94
             next_state <= S_SK;</pre>
95
           end
         end
97
98
         // Start encryption state
99
         S_ST: begin
100
           // start engine
101
           if ((p_i == 4'hF) \&\& (k_i == 4'hF)) next_state <= S_ST;
102
           // return to idle
103
```

```
//? this is a synchronous reset of plain text after encryption is complete
            //! reset only the plain text, in case we want to encrypt more plaintext
105

    with the same key

            if (transformer_done) begin
106
              // encyrption engine is done, we can reset
              resetplain();
108
              // resetkey();
109
              next_state <= S_ID;</pre>
110
111
            // otherwise wait in this state
112
            else next_state <= S_ST;</pre>
113
         end
114
115
         // stay idle
116
         default: next_state <= S_ID;</pre>
117
       endcase
118
119
     end
120
     endmodule
121
```

6.3.3 Round Keys Generator

```
// Define module IO
    module engine_key_generator (
      input rst_, clk,
      // input from input_interface
      input[127:0] key_in,
      input key_start,
6
      // output to round transformer
      output transformer_start, // start transformer signal
      output[127:0] round0_key, // pre-round key
      output[127:0] round1_key,
10
      output[127:0] round2_key,
11
      output[127:0] round3_key,
12
      output[127:0] round4_key,
13
      output[127:0] round5_key,
14
      output[127:0] round6_key,
      output[127:0] round7_key,
16
      output[127:0] round8_key,
17
18
      output[127:0] round9_key,
      output[127:0] round10_key
19
    );
20
21
    // Define registers
22
    // -- round transformer start signal
23
    reg transformer_start_r;
24
    initial transformer_start_r = 0;
25
    // initial transformer_start_r = 11'b000000000000;
26
    assign transformer_start = transformer_start_r;
27
    // -- keys array register
28
    reg [127:0] round_keys[10:0];
29
    assign round0_key = round_keys[0];
    assign round1_key = round_keys[1];
31
    assign round2_key = round_keys[2];
32
    assign round3_key = round_keys[3];
33
    assign round4_key = round_keys[4];
```

```
assign round5_key = round_keys[5];
    assign round6_key = round_keys[6];
    assign round7_key = round_keys[7];
37
    assign round8_key = round_keys[8];
38
    assign round9_key = round_keys[9];
39
    assign round10_key = round_keys[10];
40
41
    // Main Logic
42
    // -- Engine start logic
    //? maybe we can do the key gen per round and the encryption rounds in parallel
44
    // ---- loop counter
45
    reg [5:0] i; // max 64 counts
46
    initial i = 6'b000000;
    // -- sub-loop counter
48
    reg [1:0] i_i;
49
    initial i_i = 2'b00;
50
    // ---- key byte array for calculations
51
    reg [31:0] w[43:0];
52
    // --- temp word for each word calculation
53
    reg [31:0] tempword;
54
    reg edgedetect_keystart;
56
    initial edgedetect_keystart = 0;
57
    always @(posedge clk) begin
59
      // reset
60
      if (!rst_) begin
61
        reset_round_keys();
62
63
      // on negedge key_start
64
      if (!key_start && edgedetect_keystart) begin
        // when key generator is finished, reset the transformer_start signal
        transformer_start_r <= 0;</pre>
67
      end
68
      else begin
69
        // on posedge key_start
        // handling when new key is requested
71
        if (key_start && !edgedetect_keystart) begin
72
          // ? if the key is the same as the last computed key, dont recompute
73
          // ? just issue transformer start
          if (i > 43 && round_keys[0] == key_in) begin
75
            // keys already computed
76
            i <= 44;
77
            $display("----");
78
            $display("Same key requested, skipping computation.");
79
          end
80
          else if (i == 0 \mid \mid i>43) begin
            // new key requested
82
            i <= 0;
83
            $display("----");
84
            $write("Generating round keys for key %032X\n", key_in);
          end
86
        end
87
        // normal clock
        // engine start cmd issued
        if (key_start) begin
90
91
          if (i == 0) begin
92
```

```
// for loop iteration 0, computes first 4 keys
94
              // set pre-round key
95
              w[0] \le \text{key_in}[127:96];
96
              w[1] \le \text{key_in}[95:64];
97
              w[2] \le key_in[63:32];
98
              w[3] \le key_in[31:0];
99
              // -- copy to output register
100
              round_keys[0] <= key_in;</pre>
101
102
              // update for loop with offset since this iteration counts as 4 iterations
103
              i \le i + 3;
104
            end
105
106
            else if (i == 3) begin
107
              $display("Pre-Round Key:");
108
              $write("%02X %02X %02X %02X\n", round_keys[0][127:120],
109
               \label{eq:cound_keys_0} \hspace{0.1cm} \leftarrow \hspace{0.1cm} \text{round_keys}[0][95:88] \hspace{0.1cm}, \hspace{0.1cm} \text{round_keys}[0][31:24]);
              $write("%02X %02X %02X %02X\n", round_keys[0][119:112],
110
               → round_keys[0][87:80], round_keys[0][55:48], round_keys[0][23:16]);
              $write("%02X %02X %02X %02X\n", round_keys[0][111:104],
111

    round_keys[0][79:72], round_keys[0][47:40], round_keys[0][15:8]);

              $write("%02X %02X %02X %02X\n", round_keys[0][103:96],
112
               \rightarrow round_keys[0][71:64], round_keys[0][39:32], round_keys[0][7:0]);
               i <= i + 1;
113
            end
114
115
            else if (i > 3 \&\& i < 44) begin
              // for loop iterations 4-43
117
118
              //// for (i=4; i<44; i=i+1) begin
119
120
                 // sub-loop step 0
                 if (i_i == 0) begin
121
                   tempword <= w[i-1];</pre>
122
                   i_i <= i_i + 1;
123
                 end
124
                 // sub-loop step 1
125
                 else if (i_i == 1) begin
126
                   if ((i \% 4) == 0) begin
127
                      // every 4th round, we need the round mixing function
                     tempword <= subword(rotword(tempword)) ^ round_constant(i/4);</pre>
129
130
                   end
131
                   i_i <= i_i + 1;
                 end
132
                 // sub-loop step 2
133
                 else if (i_i == 2) begin
134
                   w[i] \le w[i-4] ^ tempword;
                   i_i <= i_i + 1;
136
                 end
137
                 // sub-loop step 3
138
                 else if (i_i == 3) begin
139
                   // $display(i/4, i%4);
140
                   if ((i \% 4) == 3) begin
141
                     // round done, print round keys
142
                     $write("Round %0d Key:", (i/4));
143
                     $display("");
144
```

```
145
                    \rightarrow w[((i/4)*4)+1][31:24], <math>w[((i/4)*4)+2][31:24],
                    \rightarrow W[((i/4)*4)+3][31:24]);
                   146
                    \rightarrow w[((i/4)*4)+1][23:16], w[((i/4)*4)+2][23:16],
                    \rightarrow w[((i/4)*4)+3][23:16]);
                   147
                    \rightarrow w[((i/4)*4)+1][15:8], <math>w[((i/4)*4)+2][15:8],
                    \rightarrow w[((i/4)*4)+3][15:8]);
                   \ write("%02X %02X %02X \n", w[((i/4)*4)][7:0]
148
                    \rightarrow w[((i/4)*4)+1][7:0] , w[((i/4)*4)+2][7:0] ,
                    \rightarrow w[((i/4)*4)+3][7:0]);
                   // copy to output registers
149
                   round_keys[i/4] <= \{w[i-3], w[i-2], w[i-1], w[i]\};
150
                 end
151
                 i_i <= 0;
152
153
                 i <= i + 1;
               end
154
             //// end
155
           end
156
157
           else if (i > 43) begin
158
             // for loop iteration 44+ (last iteration)
159
160
             $display("----");
161
             // issue round transformer start
162
             transformer_start_r <= 1;</pre>
163
             // i <= 0;
164
           end
165
166
           // // update for loop i
167
           // if (i < 44) begin
168
           // i <= i + 1;
169
           // end
170
171
         end
172
       end
173
       // edge detector set
174
       edgedetect_keystart <= key_start;</pre>
175
176
     end
177
     // Define functions
178
     // -- Reset Round Keys
179
     task reset_round_keys;
180
       begin:rst_keys
181
         integer i;
182
         //// for (i = 0; i < 11; i = i + 1) begin
183
         ////
                  round_keys[i] = 0;
184
         //// end
185
         round_keys[0] <= 0;</pre>
186
         round_keys[1] <= 0;</pre>
187
         round_keys[2] <= 0;</pre>
188
         round_keys[3] <= 0;</pre>
189
         round_keys[4] <= 0;</pre>
190
         round_keys[5] <= 0;
191
         round_keys[6] <= 0;</pre>
192
         round_keys[7] <= 0;</pre>
193
         round_keys[8] <= 0;</pre>
194
```

```
round_keys[9] <= 0;</pre>
         round_keys[10] <= 0;
196
         transformer_start_r <= 0;</pre>
197
       end
198
     endtask
199
     // -- Round Constant (RCon)
200
     // ---- Function to get the round constant
201
     function [31:0] round_constant(input integer round);
202
     begin
       case (round)
204
         1: round_constant = 32'h01000000;
205
         2: round_constant = 32'h02000000;
206
         3: round_constant = 32'h04000000;
         4: round_constant = 32'h08000000;
208
         5: round_constant = 32'h10000000;
209
         6: round_constant = 32'h20000000;
210
211
         7: round_constant = 32'h40000000;
         8: round_constant = 32'h80000000;
212
         9: round_constant = 32'h1B000000;
213
         10: round_constant = 32'h36000000;
214
           11: round_constant = 32'h6C000000;
215
           12: round_constant = 32'hD8000000;
216
         default: round_constant = 32'h00000000;
217
       endcase
218
219
     endfunction
220
     // -- Function for rotate words
221
222
     function [31:0] rotword(input [31:0]word);
223
       begin
         // circular left shift of words
224
         // b0, b1, b2, b3 ==> b1, b2, b3, b0
225
         rotword = {word[23:0], word[31:24]};
227
     endfunction
228
     // -- Function for substitute words
229
     function [31:0] subword(input [31:0]word);
230
       begin
231
         // substitute words using AES SBOX
232
         subword = {aes_sbox(word[31:24]), aes_sbox(word[23:16]),
233
         → aes_sbox(word[15:8]), aes_sbox(word[7:0])};
       end
234
     endfunction
235
236
     // AES BOX Substitutions
237
     // -- Function for AES SBOX
238
     function [7:0] aes_sbox(input [7:0]in);
239
       begin
                    // synopsys full_case parallel_case
241
       case(in)
          8'h00: aes_sbox=8'h63;
242
```

```
8'hff: aes_sbox=8'h16;
endcase
end
endfunction
endmodule
endmodule
```

6.3.4 Round Transformer

```
// Define module IO
   module engine_round_transformer (
2
      input rst_, clk,
3
      // input from input_interface
      input[127:0] plaintext,
      // input from engine_key_generator
      input transformer_start,
      input[127:0] round0_key, // pre-round key
      input[127:0] round1_key,
      input[127:0] round2_key,
10
      input[127:0] round3_key,
11
      input[127:0] round4_key,
12
      input[127:0] round5_key,
13
      input[127:0] round6_key,
14
      input[127:0] round7_key,
15
      input[127:0] round8_key,
16
      input[127:0] round9_key,
17
      input[127:0] round10_key,
18
      // input from output_interface
19
      input output_read,
20
      // output to output_interface
21
      output[127:0] ciphertext,
22
      // control signal output to engine_key_generator, input_interface,
23
      \hookrightarrow output_interface
      output transformer_done
24
   );
25
26
    // Define registers
27
    // -- round transformer done signal
28
   reg transformer_done_r;
29
    initial transformer_done_r = 0;
    assign transformer_done = transformer_done_r;
31
    // -- round transformer key array
32
    reg [127:0] round_keys[10:0];
33
    initial resetkeys;
34
   // -- round transformer working block register
35
   reg [127:0] state_block;
36
   37
    // -- loop counter
    reg [3:0] i; // max 15 counts
39
    initial i = 4'h0;
40
    // -- sub-loop counter
41
   reg [1:0] i_i;
42
    initial i_i = 2'b00;
43
    // -- round trasnformer ciphertext register
44
   reg [127:0] ciphertext_r;
45
    46
    assign ciphertext = ciphertext_r;
47
48
    // Main Logic
49
    always @(posedge clk) begin
50
      // negedge rst_ or posedge output_read
51
     if (!rst_ || output_read) begin
52
       //reset logic
53
       resetcipher;
54
       resetkeys;
```

```
transformer_done_r <= 0;</pre>
57
         i \le 0;
58
       end
59
       else begin
60
       // normal clock
61
         // transformer start cmd issued
62
         if (transformer_start) begin
63
64
            if (i == 0) begin
65
              // for loop pre-iteration
66
67
              // sub-loop step 0
68
              if (i_i == 0) begin
69
                transformer_done_r <= 0;</pre>
70
                // read plaintext
71
72
                state_block <= plaintext;</pre>
73
                i_i <= i_i + 1;
74
              end
75
              // sub-loop step 1
76
              else if (i_i == 1) begin
77
                $display("Plaintext:");
78
                print_matrix(state_block);
79
                // read round keys
80
                round_keys[0] <= round0_key;</pre>
81
                round_keys[1] <= round1_key;</pre>
82
                round_keys[2] <= round2_key;</pre>
83
                round_keys[3] <= round3_key;</pre>
84
                round_keys[4] <= round4_key;</pre>
85
                round_keys[5] <= round5_key;</pre>
86
                round_keys[6] <= round6_key;</pre>
                round_keys[7] <= round7_key;</pre>
88
                round_keys[8] <= round8_key;</pre>
89
90
                round_keys[9] <= round9_key;</pre>
                round_keys[10] <= round10_key;</pre>
91
92
                i_i <= i_i + 1;
93
              end
94
              // sub-loop step 2
              else if (i_i == 2) begin
96
                // pre-round key
97
                state_block <= state_block ^ round_keys[0];</pre>
98
                i_i <= i_i + 1;
100
              end
101
              // sub-loop step 3
102
              else if (i_i == 3) begin
103
                $display("Pre-Round State:");
104
                print_matrix(state_block);
105
              end
106
            end
107
108
            if (i > 0 \&\& i < 10) begin
109
              // for loop iterations 1-9
110
111
              // encryption rounds
112
            //// for (i=1; i<10; i=i+1) begin
113
```

```
// Rijndael
114
              // -- SubBytes
115
              // state_block <= SubBytes(state_block);</pre>
116
              // actually, using TBOX already does SubBytes (aes_tbox(byte,1) ==
117

    aes_sbox(byte))

              if (i_i == 0) begin
118
                 // -- ShiftRow
119
                 state_block <= ShiftRow(state_block);</pre>
120
                 i_i <= i_i + 1;
121
122
              else if (i_i == 1) begin
123
                 // -- MixCol
124
                 state_block <= MixCol(state_block);</pre>
125
                 i_i <= i_i + 1;
126
              end
127
              else if (i_i == 2) begin
128
129
                 // -- Key XOR
                 state_block <= state_block ^ round_keys[i];</pre>
130
                 i_i <= i_i + 1;
131
              end
132
              else if (i_i == 3) begin
133
                 // -- Print
134
                 $write("Round %Od State:", i);
135
                 $display("");
136
                 print_matrix(state_block);
137
              end
138
            //// end
139
            end
140
141
            if (i == 10) begin
142
              // for loop iteration 10 (last iteration)
143
              // last round
145
              if (i_i == 0) begin
146
                 // -- SubBytes
147
                 state_block <= SubBytes(state_block);</pre>
148
                 i_i <= i_i + 1;
149
              end
150
              else if (i_i == 1) begin
151
                 // -- ShiftRow
152
                 state_block <= ShiftRow(state_block);</pre>
153
                 i_i <= i_i + 1;
154
155
              end
              else if (i_i == 2) begin
156
                 // -- Key XOR
157
                 state_block <= state_block ^ round_keys[10];</pre>
158
                 i_i <= i_i + 1;
              end
160
              else if (i_i == 3) begin
161
                 // -- Print
162
                 $display("Round 10 State / Ciphertext:");
                 print_matrix(state_block);
164
                 // output ciphertext
165
                 ciphertext_r <= state_block;</pre>
166
                 transformer_done_r <= 1;</pre>
167
              end
168
            end
169
170
```

```
// if output is ready, but has not been read yet
171
       // just idle; by not incrementing i
172
       if (i < 10 && i_i == 3) begin
173
         // 0 <= i <= 10, increment normally
174
         // update for loop i
175
         i <= i + 1;
176
         i i <= 0:
177
       end
178
179
      end
180
    end
181
   end
182
183
   // Define functions
184
   // -- Reset functions
185
   task resetcipher;
186
187
    begin
      188
    end
189
   endtask
190
   task resetkeys;
191
   begin
192
    193
    194
    195
    196
    197
    198
    199
    200
    201
    202
    203
204
205
   endtask
   // -- Print functions
206
   // Function to print a 128-bit register as a 4x4 table of two hex digits in
207
   \hookrightarrow column-major order
   task print_matrix(input [127:0] data);
208
   begin
    // Print the 4x4 table
210
    $write("%02X %02X %02X %02X\n", data[127:120], data[95:88], data[63:56],
211

    data[31:24]);

    $write("%02X %02X %02X %02X\n", data[119:112], data[87:80], data[55:48],
212

→ data[23:16]);
    $write("%02X %02X %02X %02X\n", data[111:104], data[79:72], data[47:40],
213
     \rightarrow data[15:8]);
    $write("%02X %02X %02X %02X\n", data[103:96], data[71:64], data[39:32],
214
     \rightarrow data[7:0]);
    end
215
   endtask
216
217
   // AES Functions
218
   // -- AES SBOX SubBytes on state block
219
   function [127:0] SubBytes(input [127:0] input_block);
220
    //? since aes_tbox(byte,1) == aes_sbox(byte)
221
    //? we could just do aes_tbox(byte,1)
222
    //? to avoid importing aes_sbox
223
```

```
//? but actually, last round needs SubBytes without MixCol, so AES_SBOX still

→ needed!

       begin
225
         SubBytes = {
226
           aes_sbox(input_block[127:120]), aes_sbox(input_block[119:112]),
227
           aes_sbox(input_block[111:104]), aes_sbox(input_block[103:96]),
228
           aes_sbox(input_block[95:88]),
                                              aes_sbox(input_block[87:80]),
229
           aes_sbox(input_block[79:72]),
                                              aes_sbox(input_block[71:64]),
230
           aes_sbox(input_block[63:56]),
                                              aes_sbox(input_block[55:48]),
                                              aes_sbox(input_block[39:32]),
           aes_sbox(input_block[47:40]),
232
           aes_sbox(input_block[31:24]),
                                              aes_sbox(input_block[23:16]),
233
           aes_sbox(input_block[15:8]),
                                              aes_sbox(input_block[7:0])
234
         };
235
       end
236
     endfunction
237
     // -- AES ShiftRow on state block
238
     function [127:0] ShiftRow(input [127:0] input_block);
239
       reg [127:0]roworder;
240
       reg [127:0] shiftedroworder;
241
       begin
242
         //! rotword on logical rows! not collums
243
         // column order to row order
244
         roworder = {
245
           input_block[127:120], input_block[95:88], input_block[63:56],
           \rightarrow input_block[31:24],
           input_block[119:112], input_block[87:80], input_block[55:48],
247
           \rightarrow input_block[23:16],
           input_block[111:104], input_block[79:72], input_block[47:40],

    input_block[15:8],

           input_block[103:96],
                                  input_block[71:64], input_block[39:32],
249
               input_block[7:0]
         };
         // circular left shift
251
         shiftedroworder = {
252
           roworder [127:96],
                                                          // First row (unchanged)
253
           rotword(roworder[95:64]),
                                                          // Circular left-shift the second
254
           \rightarrow row by 1
           rotword(rotword(roworder[63:32])),
                                                         // Circular left-shift the third
255
           \hookrightarrow row by 2
           rotword(rotword(roworder[31:0]))) // Circular left-shift the fourth
           \rightarrow row by 3
         };
257
         // row order back to column order
258
         ShiftRow = {
259
           shiftedroworder[127:120], shiftedroworder[95:88], shiftedroworder[63:56],
260

    shiftedroworder[31:24],
           shiftedroworder[119:112], shiftedroworder[87:80], shiftedroworder[55:48],

    shiftedroworder[23:16],

           shiftedroworder[111:104], shiftedroworder[79:72], shiftedroworder[47:40],
262
           ⇔ shiftedroworder[15:8],
           shiftedroworder[103:96], shiftedroworder[71:64], shiftedroworder[39:32],
               shiftedroworder[7:0]
         };
264
       \quad \text{end} \quad
265
     endfunction
266
     // -- Function for rotate words
267
     function [31:0] rotword(input [31:0]word);
268
       begin
269
```

```
// circular left shift of words
270
                 // b0, b1, b2, b3 ==> b1, b2, b3, b0
                 rotword = {word[23:0], word[31:24]};
272
             end
273
         endfunction
274
         // -- AES MixCol on state block
275
         function [127:0] MixCol(input [127:0] input_block);
276
277
                 // IMPLEMENTATION USING AES_TBOX
                 MixCol = {
279
                     // if column = {a, b, c, d}
280
                     // then AES TBOX is
281
                     // a = TBOX(a)[02] ^ TBOX(b)[03] ^ TBOX(c)[01] ^ TBOX(d)[01]
282
                     // b = TBOX(a)[01] ^ TBOX(b)[02] ^ TBOX(c)[03] ^ TBOX(d)[01]
283
                     // c = TBOX(a)[01] ^ TBOX(b)[01] ^ TBOX(c)[02] ^ TBOX(d)[03]
284
                     // d = TBOX(a)[03] ^ TBOX(b)[01] ^ TBOX(c)[01] ^ TBOX(d)[02]
285
                     // using our TBOX implementation
286
                     // a = aes_tbox(a,2) ^ aes_tbox(b,3) ^ aes_tbox(c,1) ^ aes_tbox(d,1)
287
                     // b = aes_tbox(a,1) ^ aes_tbox(b,2) ^ aes_tbox(c,3) ^ aes_tbox(d,1)
288
                     // c = aes_tbox(a,1) ^ aes_tbox(b,1) ^ aes_tbox(c,2) ^ aes_tbox(d,3)
                     // d = aes_tbox(a,3) ^ aes_tbox(b,1) ^ aes_tbox(c,1) ^ aes_tbox(d,2)
                     // but our {a,b,c,d} columns are:
291
                     // Column 1: a=input_block[127:120], b=input_block[119:112],
292

    c=input_block[111:104], d=input_block[103:96]

                     // Column 2: a=input_block[95:88],
                                                                                            b=input_block[87:80],
293
                      \hookrightarrow c=input_block[79:72],
                                                                            d=input_block[71:64]
                     // Column 3: a=input_block[63:56],
                                                                                            b=input_block[55:48],
294
                      \leftarrow c=input_block[47:40],
                                                                            d=input_block[39:32]
                     // Column 4: a=input_block[31:24], b=input_block[23:16],
295

    c=input_block[15:8],

                                                                         d=input_block[7:0]
                     // so we have to substitute each a,b,c,d value for each column with the
296
                           index references above:
297
298
                     // Column 1
299
300
                         /*CM Row 1*/
301
                         {aes_tbox(input_block[127:120], 2) ^ aes_tbox(input_block[119:112], 3) ^
302
                          → aes_tbox(input_block[111:104], 1) ^ aes_tbox(input_block[103:96],
                          \hookrightarrow 1)},
                         /*CM Row 2*/
303
                         {aes_tbox(input_block[127:120], 1) ^ aes_tbox(input_block[119:112], 2) ^
304
                          aes_tbox(input_block[111:104], 3) ^ aes_tbox(input_block[103:96],
                          \rightarrow 1)},
                         /*CM Row3*/
305
                         {\rm \{aes\_tbox(input\_block[127:120]\,,\ 1)\ ^aes\_tbox(input\_block[119:112]\,,\ 1)\ ^aes\_tbox(input\_block[119:1
306
                          \rightarrow aes_tbox(input_block[111:104], 2) ^ aes_tbox(input_block[103:96],
                          \rightarrow 3)},
                         /*CM Row4*/
307
                         {aes_tbox(input_block[127:120], 3) ^ aes_tbox(input_block[119:112], 1) ^
308
                          aes_tbox(input_block[111:104], 1) ^ aes_tbox(input_block[103:96], 2)}
                     },
309
                     // Column 2
310
311
                         /*CM Row 1*/
312
                         {aes_tbox(input_block[95:88], 2) ^ aes_tbox(input_block[87:80], 3) ^
313
                          \rightarrow aes_tbox(input_block[79:72], 1) ^ aes_tbox(input_block[71:64], 1)},
                         /*CM Row 2*/
314
```

```
{aes_tbox(input_block[95:88], 1) ^ aes_tbox(input_block[87:80], 2) ^
315
             aes_tbox(input_block[79:72], 3) ^ aes_tbox(input_block[71:64], 1)},
             /*CM Row3*/
316
             {aes_tbox(input_block[95:88], 1) ^ aes_tbox(input_block[87:80], 1) ^
317
             aes_tbox(input_block[79:72], 2) ^ aes_tbox(input_block[71:64], 3)},
318
             {aes_tbox(input_block[95:88], 3) ^ aes_tbox(input_block[87:80], 1) ^
319

→ aes_tbox(input_block[79:72], 1) ^ aes_tbox(input_block[71:64], 2)}
           },
           // Column 3
321
           {
322
             /*CM Row 1*/
323
             {aes_tbox(input_block[63:56], 2) ^ aes_tbox(input_block[55:48], 3) ^
324
             aes_tbox(input_block[47:40], 1) ^ aes_tbox(input_block[39:32], 1)},
             /*CM Row 2*/
325
             \{aes\_tbox(input\_block[63:56], 1) ^ aes\_tbox(input\_block[55:48], 2) ^ 
             → aes_tbox(input_block[47:40], 3) ^ aes_tbox(input_block[39:32], 1)},
327
             {aes_tbox(input_block[63:56], 1) ^ aes_tbox(input_block[55:48], 1) ^
328
             \rightarrow aes_tbox(input_block[47:40], 2) ^ aes_tbox(input_block[39:32], 3)},
             /*CM Row4*/
329
             {aes_tbox(input_block[63:56], 3) ^ aes_tbox(input_block[55:48], 1) ^
330
              → aes_tbox(input_block[47:40], 1) ^ aes_tbox(input_block[39:32], 2)}
           },
331
           // Column 4
332
           {
333
             /*CM Row 1*/
334
             {aes_tbox(input_block[31:24], 2) ^ aes_tbox(input_block[23:16], 3) ^
             → aes_tbox(input_block[15:8], 1) ^ aes_tbox(input_block[7:0], 1)},
             /*CM Row 2*/
336
             {aes_tbox(input_block[31:24], 1) ^ aes_tbox(input_block[23:16], 2) ^
337
             → aes_tbox(input_block[15:8], 3) ^ aes_tbox(input_block[7:0], 1)},
338
             {aes_tbox(input_block[31:24], 1) ^ aes_tbox(input_block[23:16], 1) ^
339
             → aes_tbox(input_block[15:8], 2) ^ aes_tbox(input_block[7:0], 3)},
             /*CM Row4*/
340
             {aes_tbox(input_block[31:24], 3) ^ aes_tbox(input_block[23:16], 1) ^
341

→ aes_tbox(input_block[15:8], 1) ^ aes_tbox(input_block[7:0], 2)}
           }
342
         };
344
       end
345
     endfunction
346
347
     // AES BOX Substitutions
348
     // -- Function for AES SBOX
349
     function [7:0] aes_sbox(input [7:0]in);
       begin
351
       case(in)
                   // synopsys full_case parallel_case
352
          8'h00: aes_sbox=8'h63;
353
```

```
8'hff: aes_sbox=8'h16;
endcase
end
endfunction
// -- Function for AES SBOX
function [7:0] aes_tbox(input [7:0]in, input integer mult);
// full_tbox maps to {Srd, 2*Srd, 3*Srd}
```

```
reg [23:0] full_tbox;
begin
case(in) // synopsys full_case parallel_case
8'h00: full_tbox=24'b10100101110001100011;
```

```
8'hff: full_tbox=24'b001110100010110000010110;
873
       endcase
874
       // split for required mult
875
       // Constant matrix:
       // 02 03 01 01
877
       // 01 02 03 01
878
       // 01 01 02 03
       // 03 01 01 02
880
       // where, for AES TBOX
881
       // 03 = [23:16]
882
       // 02 = [15:8]
       // 01 = [7:0]
884
       case (mult)
885
         3: aes_tbox = full_tbox[23:16];
886
         2: aes_tbox = full_tbox[15:8];
         1: aes_tbox = full_tbox[7:0];
888
       endcase
889
       end
890
     endfunction
891
892
     endmodule
893
```

6.3.5 Output Interface

```
// Define module IO
   module output_interface(
     input rst_, clk,
3
     // input from engine_round_transformer
     input transformer_done,
     input[127:0] ciphertext,
     // outputs
     output[7:0] data_out,
     output data_ok,
     output output_read
10
   );
11
12
    // Define registers
13
   // -- ciphertext hold register
14
   reg [127:0] output_hold;
15
   16
   // -- output register
17
   reg [7:0] output_port;
18
   initial output_port = 8'h00;
19
    assign data_out = output_port;
   // -- output control signals
21
   reg data_ok_r;
22
   initial data_ok_r = 0;
23
   assign data_ok = data_ok_r;
24
   reg output_read_r;
25
   initial output_read_r = 0;
26
   assign output_read = output_read_r;
```

```
// -- internal control signals
    reg[4:0] i;
    initial i = 5'b00000;
30
31
    // Main Logic
32
    always @(posedge clk) begin
33
      // reset
34
      if (!rst_) begin
35
        36
        output_port <= 8'h00;</pre>
37
        i <= 5'b00000;
38
        output_read_r <= 0;</pre>
39
      end
40
      // output latch logic
41
      else if (transformer_done && i==0) begin
42
        // ? add check here to see if output_read is finished
43
        // ? not needed; it takes 8 clock cycles to output the ciphertext
44
        // ? and 8 clock cycles to input the new plaintext
45
        // ? therefore these two tasks may be done independently and simultaneously
46
        // ? without any conflicts
47
        // copy ciphertext
        output_hold <= ciphertext;</pre>
49
        // set i to begin
50
        i <= 1;
51
      end
52
      // normal clock
53
      else begin
54
        if (i == 0) begin
          // idling
56
          output_read_r <= 0;</pre>
57
        end
58
        else if (i == 1) begin
          // read first byte and set output data ok
60
          output_port <= output_hold[127:120];</pre>
61
          data_ok_r <= 1;</pre>
62
63
          output_hold <= output_hold << 8;</pre>
64
        end
65
        else if (i <= 16) begin
66
          // sequentially shift and output bytes 2-16
67
          // output_hold <= output_hold << 8;</pre>
68
          output_port <= output_hold[127:120];</pre>
69
          output_hold <= output_hold << 8;</pre>
70
        end
71
        if (i == 16) begin
72
          output_read_r <= 1;</pre>
73
          // ? this needs to be done earlier due to asynchronous assign
74
75
        // increment i counter to next byte
76
        if (i >= 1 \&\& i < 17) begin
77
          i <= i + 1;
78
        end
79
        else if (i == 17) begin
80
          // finished outputing reset
81
          data_ok_r \le 0;
82
          83
          output_port <= 8'h00;</pre>
84
          i <= 5'b00000;
85
```

6.4 Testbench

Below is the testbench code used to debug each submodule of the system and the top module. It generates the signals shown in each of the waveform displays in the RTL Simulation section.

6.4.1 Top Module

```
`timescale 1ns/1ns // define simulation timescale
    // define testbench module for aes_engine
3
    module aes_engine_tb();
    // define tb registers and wires
    reg clk_tb = 0;
    reg rst_tb = 0;
    reg[7:0] din_tb = 0;
10
11
    reg[1:0] cmd_tb = 0;
12
    wire ready_tb, dok_tb;
13
    wire[7:0] dout_tb;
14
15
    // define tb for dout
16
    reg[127:0] cipher_out;
17
    18
19
    // define tb->aes_engine connections
20
    aes_engine i_uut
21
22
      .clk(clk_tb),
23
      .rst_(rst_tb),
24
25
      .din(din_tb),
26
      .cmd(cmd_tb),
27
28
      .interface_ready(ready_tb),
29
30
      .dout(dout_tb),
31
      .data_ok(dok_tb)
32
33
34
    // set periodic clock pulse every 1ns
35
    always clk_tb = #1 ~clk_tb;
36
37
    // state defines
38
    localparam C_ID = 2'b00; // Idle state
39
    localparam C_SP = 2'b01; // Set plaintext state
    localparam C_SK = 2'b10; // Set key state
    localparam C_ST = 2'b11; // Start encryption
42
43
    // set callback for reading data
44
    // read data
   always @(negedge clk_tb) begin
46
     if (dok_tb) begin
47
        // append one byte to cipher_out reading register
```

```
cipher_out = { cipher_out[119:0], dout_tb };
       end
50
51
52
    // set testing sequence signals
53
    initial begin
54
      // reset everything
55
      rst_tb = 0;
56
      #2;
57
      rst_tb = 1;
58
      #2;
59
60
       // enter plaintext
61
       cmd_tb = C_SP;
62
      din_tb = 8'h00;
63
```

```
// enter key
cmd_tb = C_SK;
din_tb = 8'h24;
```

```
// Start command
139
       cmd_tb = C_ST;
140
141
       // wait for data to be ok to go high
142
       @(posedge dok_tb)
143
       begin
144
         // Idle input interface
145
         cmd_tb = C_ID;
146
         // ? OR start inputting next plaintext
147
148
         // Read output ciphertext
149
         // in the routine above
150
       end
151
152
       // Signal read finished
153
       // wait for data_ok to go low again
154
       @(negedge dok_tb) begin
155
         $display("----");
156
         $display("Recieved ciphertext from output_interface: ");
157
         $write("%02X %02X %02X %02X\n", cipher_out[127:120], cipher_out[95:88],
158

    cipher_out[63:56], cipher_out[31:24]);

         $write("%02X %02X %02X %02X\n", cipher_out[119:112], cipher_out[87:80],
159
         \rightarrow cipher_out[55:48], cipher_out[23:16]);
         $write("%02X %02X %02X %02X\n", cipher_out[111:104], cipher_out[79:72],
160
         \rightarrow cipher_out[47:40], cipher_out[15:8]);
         $write("%02X %02X %02X %02X\n", cipher_out[103:96], cipher_out[71:64],
161
         \rightarrow cipher_out[39:32], cipher_out[7:0]);
         #10;
162
         $finish;
163
       end
164
165
     end
166
167
     endmodule
168
```

6.4.2 Input Interface

```
`timescale 1ns/1ns // define simulation timescale
    // define testbench module for input_interface
    module input_interface_tb();
    // define tb registers and wires
    reg clk_tb = 0;
    reg rst_tb = 0;
    reg[7:0] din_tb = 0;
10
    reg[1:0] cmd_tb = 0;
11
    reg engind = 0;
13
    wire ready_w;
14
    wire enginC_w;
15
    wire[127:0] plain_tb;
16
    wire[127:0] key_tb;
17
18
    // define tb->input_interface connections
19
    input_interface i_uut
20
21
      .clk
              (clk_tb),
22
               (rst_tb),
      .rst_
23
              (din_tb),
      .din
      .cmd
              (cmd_tb),
25
                (ready_w),
      .ready
26
      .transformer_done (engind), // AES engine OK signal return
27
      .key_start (enginC_w), // AES key START signal send
      .plain_out (plain_tb), // -> AES engine PLAINTEXT
29
      .key_out (key_tb) // -> AES engine KEY
30
    );
31
    // set periodic clock pulse every 1ns
32
    always clk_tb = #1 ~clk_tb;
33
34
    // state defines
    localparam C_ID = 2'b00; // Idle state
36
    localparam C_SP = 2'b01; // Set plaintext state
37
    localparam C_SK = 2'b10; // Set key state
    localparam C_ST = 2'b11; // Start encryption
    // Enter this into the command console to add a custom radix for this
    // radix define InputCommand {2'b00 "ID" -color blue, 2'b01 "SP" -color yellow,
    → 2'b10 "SK" -color orange, 2'b11 "ST" -color red}
    // radix define ReadyBusy {0 "BUSY" -color red, 1 "READY" -color blue, -default

    symbolic}

43
    // set testing sequence signals
44
    initial begin
45
      engind = 1; // AES engine done / idle
46
47
      // reset input interface
48
      rst_tb = 0;
      #2;
50
      rst_tb = 1;
51
      #2;
53
      // enter plaintext
```

```
cmd_tb = C_SP;
       din_tb = 8'h00;
        // Idle
89
       cmd_tb = C_ID;
90
        #2;
91
        // enter key
93
       cmd_tb = C_SK;
94
       din_tb = 8'h24;
        // Start command
132
        cmd_tb = C_ST;
133
       engind = 0; // AES engine not done / busy
134
135
       #2;
136
       #2;
137
       #2;
138
       #2;
140
       #2;
       #2;
141
142
       engind = 1; // Engine done
143
       #2;
144
145
       // Idle
146
       cmd_tb = C_ID;
147
       #2;
148
       $finish;
149
     end
150
151
     endmodule
152
```

6.4.3 Round Keys Generator

```
`timescale 1ns/1ns // define simulation timescale
    // define testbench module for engine_key_generator
    module engine_key_generator_tb();
    // define tb registers and wires
    reg clk_tb = 0;
    reg rst_tb = 0;
    reg[127:0] key_in_r = 0;
10
    reg start = 0;
11
12
    wire transformer_start_w;
    wire[127:0] rk0; // pre-round key
14
    wire[127:0] rk1;
15
    wire[127:0] rk2;
    wire[127:0] rk3;
17
    wire[127:0] rk4;
18
    wire[127:0] rk5;
19
   wire[127:0] rk6;
```

```
wire[127:0] rk7;
22
    wire[127:0] rk8;
    wire[127:0] rk9;
23
    wire[127:0] rk10;
24
25
    // define tb->engine_key_generator connections
26
    engine_key_generator i_uut (
27
       .rst_
                  (rst_tb),
28
       .clk
                  (clk_tb),
       .key_in
                     (key_in_r),
30
       .key_start
                      (start),
31
       .transformer_start (transformer_start_w),
32
       .round0_key
                      (rk0),
33
       .round1_key
                       (rk1),
34
       .round2_key
                       (rk2),
35
       .round3_key
                       (rk3),
37
       .round4_key
                       (rk4),
       .round5_key
                       (rk5),
38
       .round6_key
                       (rk6),
39
       .round7_key
                       (rk7),
40
       .round8_key
                       (rk8),
       .round9_key
                       (rk9),
42
       .round10_key (rk10)
43
    );
44
45
    // set periodic clock pulse every 1ns
46
    always clk_tb = #1 ~clk_tb;
47
48
    // set testing sequence signals
49
    initial begin
50
      start = 0;
51
      // reset module
53
      rst_tb = 0;
54
      #2;
55
      rst_tb = 1;
56
      #2;
57
58
      // set key
59
      key_in_r = 128'h2475A2B33475568831E2120013AA5487;
      #2;
61
      //start
62
      start = 1;
63
      #500;
64
      $finish;
65
    end
66
    endmodule
```

6.4.4 Round Transformer

```
timescale 1ns/1ns // define simulation timescale

// define testbench module for aes_engine
module engine_round_transformer_tb();
```

```
// define tb registers and wires
    reg clk_tb = 0;
    reg rst_tb = 0;
8
    // -- inputs
    reg [127:0] plain_tb = 128'h00041214120412000C00131108231919;
10
    reg transformer_start_tb;
11
    initial transformer_start_tb = 0;
12
    reg output_read_tb;
13
    initial output_read_tb = 0;
    // -- input keys
15
    reg[127:0] round0_key_tb = 128'h2475A2B33475568831E2120013AA5487; // pre-round
16

→ key

    reg[127:0] round1_key_tb = 128'h8955B5CEBD20E3468CC2F1469F68A5C1;
17
    reg[127:0] round2_key_tb = 128'hCE53CD1573732E53FFB1DF1560D97AD4;
18
    reg[127:0] round3_key_tb = 128'hFF8985C58CFAAB96734B748313920E57;
19
    reg[127:0] round4_key_tb = 128'hB822DEB834D8752E479301AD54010FFA;
20
21
    reg[127:0] round5_key_tb = 128'hD454F398E08C86B6A71F871BF31E88E1;
    reg[127:0] round6_key_tb = 128'h86900B95661C8D23C1030A38321D82D9;
22
    reg[127:0] round7_key_tb = 128'h62833EB6049FB395C59CB9ADF7813B74;
23
    reg[127:0] round8_key_tb = 128'hEE61ACDEEAFE1F4B2F62A6E6D8E39D92;
24
    reg[127:0] round9_key_tb = 128'hE43FE3BF0EC1FCF421A35A12F940C780;
25
    reg[127:0] round10_key_tb = 128'hDBF92E26D538D2D2F49B88C00DDB4F40;
26
    // -- outputs
27
    wire [127:0] ciphertext_tb;
28
    wire transformer_done_tb;
29
30
    // define tb->engine_round_transformer connections
31
    engine_round_transformer i_uut
32
33
      .clk(clk_tb),
34
      .rst_(rst_tb),
35
      // inputs
37
      .plaintext
                           (plain_tb),
38
      .transformer_start (transformer_start_tb),
39
      .output_read
                           (output_read_tb),
      // -- keys
41
      .round0_key
                           (round0_key_tb),
42
                           (round1_key_tb),
      .round1_key
43
                           (round2_key_tb),
      .round2_key
44
                           (round3_key_tb),
      .round3_key
45
      .round4_key
                           (round4_key_tb),
46
      .round5_key
                           (round5_key_tb),
47
      .round6_key
                           (round6_key_tb),
48
      .round7_key
                           (round7_key_tb),
49
      .round8_key
                           (round8_key_tb),
50
                           (round9_key_tb),
      .round9_key
51
      .round10_key
                           (round10_key_tb),
52
53
      // outputs
54
      .ciphertext
                            (ciphertext_tb),
55
      .transformer_done
                            (transformer_done_tb)
56
    );
57
58
    // set periodic clock pulse every 1ns
59
    always clk_tb = #1 ~clk_tb;
60
61
   // set testing sequence signals
```

```
initial begin
      // reset round transformer
64
      rst_tb = 0;
65
      #2;
66
      rst_tb = 1;
      #2;
68
69
      // inputs set at the beggining of program
70
71
      // start encryption rounds
72
      transformer_start_tb = 1;
73
74
      // wait for finish
75
      // wait for transofrmer done to go high
76
      @(posedge transformer_done_tb)
77
      begin
78
        // Idle
        #20;
80
        // Signal that ouput has been read
81
        // (simulating output_interface input signal)
        transformer_start_tb = 0;
83
        output_read_tb = 1;
84
        #10;
85
        output_read_tb = 0;
        #10;
87
        $finish;
88
      end
89
90
    end
91
92
    endmodule
93
```

6.4.5 Output Interface

```
`timescale 1ns/1ns // define simulation timescale
1
2
   // define testbench module for output_interface
   module output_interface_tb();
   // define tb registers and wires
   reg clk_tb = 0;
   reg rst_tb = 0;
   reg[127:0] cipher_in;
10
   initial cipher_in = 128'hBC028BD3E0E3B195550D6DF8E6F18241;
11
12
   reg transformer_done_r;
13
14
   wire[7:0] data_out;
15
   wire data_ok, output_read;
16
17
   // define tb for dout
18
   reg[127:0] cipher_out;
19
   20
21
   // define tb->output_interface connections
```

```
output_interface i_uut
23
24
                    (clk_tb),
25
      .clk
      .rst_
                    (rst_tb),
26
27
      .transformer_done
                            (transformer_done_r),
28
                            (cipher_in),
      .ciphertext
29
30
                            (data_out),
      .data_out
31
      .data_ok
                            (data_ok),
32
                            (output_read)
      .output_read
33
34
    );
35
    // set periodic clock pulse every 1ns
36
    always clk_tb = #1 ~clk_tb;
37
38
    // set callback for reading data
    // read data
40
    always @(negedge clk_tb) begin
41
      if (data_ok) begin
42
        // append one byte to cipher_out reading register
        cipher_out = { cipher_out[119:0], data_out };
44
      end
45
    end
46
47
    // set testing sequence signals
48
    initial begin
49
      // reset output interface
50
      rst_tb = 0;
51
      #2;
52
      rst_tb = 1;
53
      #2;
55
      // simulate aes_engine output ready
56
      transformer_done_r = 1;
57
58
      // wait for data_ok to go low again
59
      @(negedge data_ok) begin
60
        $display("Recieved ciphertext from output_interface: ");
61
        $write("%02X %02X %02X %02X\n", cipher_out[127:120], cipher_out[95:88],
         \rightarrow cipher_out[63:56], cipher_out[31:24]);
        $write("%02X %02X %02X %02X\n", cipher_out[119:112], cipher_out[87:80],
63
         \rightarrow cipher_out[55:48], cipher_out[23:16]);
        $write("%02X %02X %02X %02X\n", cipher_out[111:104], cipher_out[79:72],
64

    cipher_out[47:40], cipher_out[15:8]);

        $write("%02X %02X %02X %02X\n", cipher_out[103:96], cipher_out[71:64],
65
         \rightarrow cipher_out[39:32], cipher_out[7:0]);
        #2;
66
        $finish;
67
      end
68
    end
69
70
    endmodule
71
```