#### CS 61C:

Great Ideas in Computer Architecture

Lecture 12: Control & Operating Speed


Krste Asanović & Randy Katz

http://inst.eecs.berkeley.edu/~cs61c/fa17

## Agenda

- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...

## Recap: Adding branches to datapath




### Implementing **JALR** Instruction (I-Format)


31	20 19	15 14 12	11 7	6	0
imm[11:0]	rs1	funct3	rd	opcode	
12	5	3	5	7	
offset[11:0]	base	0	$\operatorname{dest}$	$\operatorname{JALR}$	

- JALR rd, rs, immediate
  - Writes PC+4 to Reg[rd] (return address)
  - Sets PC = Reg[rs1] + immediate
  - Uses same immediates as arithmetic and loads
    - no multiplication by 2 bytes


## Adding **jalr** to datapath



# Adding **jalr** to datapath




# Implementing jal Instruction




- JAL saves PC+4 in Reg[rd] (the return address)
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2<sup>19</sup> locations, 2 bytes apart
   ±2<sup>18</sup> 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost

## Adding **jal** to datapath



# Adding jal to datapath




### "Upper Immediate" instructions


31 12	11 7	6	0
imm[31:12]	$\operatorname{rd}$	opcode	
20	5	7	
$ ext{U-immediate}[31:12]$	$\operatorname{dest}$	LUI	
U-immediate [31:12]	$\operatorname{dest}$	AUIPC	

- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
  - LUI Load Upper Immediate (add to zero)
  - AUIPC Add Upper Immediate to PC

# Implementing **lui**



# Implementing auipc




# Recap: Complete RV32I ISA

mm[31:12]			rd	0110111	LUI
	Ad		rd	0010111	AUIPC
0 10:1 11 19:	:12]		rd	1101111	JAL
	rs1	000	rd	1100111	JALR
rs2	rs1	000	imm[4:1 11]	1100011	BEQ
rs2	rs1	001	imm[4:1 11]	1100011	BNE
rs2	rs1	100	imm[4:1 11]	1100011	BLT
rs2	rs1	101	imm[4:1 11]	1100011	BGE
rs2	rs1	110	imm[4:1 11]	1100011	BLTU
rs2	rs1	111	imm[4:1 11]	1100011	BGEU
	rs1	000	rd	0000011	LB
	rs1	001	rd	0000011	LH
	rs1	010	rd	0000011	LW
	rs1	100	rd	0000011	LBU
71	rs1	101	rd	0000011	LHU
rs2	rs1	000	imm[4:0]	0100011	SB
rs2	rs1	001	imm[4:0]	0100011	SH
rs2	rs1	010	imm[4:0]	0100011	SW
	rs1	000	rd	0010011	ADDI
11/	rs1	010	rd	0010011	SLTI
	rs1	011	rd	0010011	SLTIU
	rs1	100	rd	0010011	XORI
	rs1	110	rd	0010011	ORI
	rs1	111	rd	0010011	ANDI
	rs2	mm[31:12]    10   10:1   11   19:12     12                     13                     14                     15                 16                   17                 18                 19                 10                 10               10               11               12             13             14             15             15             16             17             17             18             19           10           10           11           11           12           13           14             15           15           16             17           17           18           19         10           11           11           11	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	mm[31:12]   rd   rd     rd     rd     rd     rd     rd     rd     rd     rs2   rs1   000   imm[4:1 11]   rs2   rs1   100   imm[4:1 11]   rs2   rs1   100   imm[4:1 11]   rs2   rs1   110   imm[4:1 11]   rs2   rs1   110   imm[4:1 11]   rs2   rs1   110   imm[4:1 11]   rs2   rs1   111   imm[4:1 11]   rs2   rs1   111   imm[4:1 11]   rs1   000   rd   rs1   001   rd   rs1   001   rd   rs1   100   rd   rs1   101   rd   rs2   rs1   100   rd   rs1   101   rd   rs2   rs1   101   rd   rs2   rs1   000   imm[4:0]   rs2   rs1   000   imm[4:0]   rs2   rs1   000   rd   rs1   010   rd   rs1   011   rd   rs1   100   rd   rs1   110   rd   rd   rs1   110   rd   rd   rs1   110   rd   rd   rs1   110   rd   rd   rs1   110   rd   rd   rs1   rd   rs1   110   rd   rd   rs1   rd   rs1   110   rd   rd   rs1   rd   rs1   rs1   110   rd   rd   rs1   rs1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

SLLI	0010011	$^{\mathrm{rd}}$	001	rs1	shamt	55.5	0000000	
SRLI	0010011	rd	101	rs1	shamt	00 :	0000000	
SRAI	0010011	$^{\mathrm{rd}}$	101	rs1	shamt	00 :	010000	
ADD	0110011	rd	000	rs1	rs2	00	000000	
SUB	0110011	rd	000	rs1	rs2	00	010000	
SLL	0110011	rd	001	rs1	rs2	00	000000	
SLT	0110011	rd	010	rs1	rs2	00	000000	
SLTU	0110011	rd	011	rs1	rs2	00	000000	
XOR	0110011	rd	100	rs1	rs2	00	000000	
SRL	0110011	rd	101	rs1	rs2	00	000000	
SRA	0110011	rd	101	rs1	rs2	00	010000	
OR	0110011	rd	110	rs1	rs2	00	000000	
AND	0110011	rd	111	rs1	rs2	00	000000	
FENC	0001111	00000	000	00000	succ	pred	0000	
FENC	0001111	00000	001	00000	0000	0000	0000	
ECA	1110011	00000	000	00000		0000000000	000	
EBR	1110011	00000	000	00000		0000000001	000	
CSRI	1110011	rd	001	rs1		csr		
CSRI	1110011	rd	910	ins1 rs1	Not	csr		
CSRI	1110011	rd	011	rs1	1 40 0	csr		
CSRI	1110011	rd	101	zimm		csr		
CSRI	1110011	rd	110	zimm		csr		
CSRI	1110011	rd	111	zimm		csr		

RV32I has 47 instructions total 37 instructions covered in CS61C


# Single-Cycle RISC-V RV32I Datapath



### Agenda


- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...

### Processor



**Processor-Memory Interface** 

# Single-Cycle RISC-V RV32I Datapath



### Control Logic Truth Table (incomplete)

Inst[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	*	*	+4	*	*	Reg	Reg	Add	Read	1	ALU
sub	*	*	+4	*	*	Reg	Reg	Sub	Read	1	ALU
(R-R Op)	*	*	+4	*	*	Reg	Reg	(Op)	Read	1	ALU
addi	*	*	+4	1	*	Reg	Imm	Add	Read	1	ALU
lw	*	*	+4	1	*	Reg	Imm	Add	Read	1	Mem
sw	*	*	+4	S	*	Reg	Imm	Add	Write	0	*
beq	0	*	+4	В	*	PC	Imm	Add	Read	0	*
beq	1	*	ALU	В	*	PC	Imm	Add	Read	0	*
bne	0	*	ALU	В	*	PC	Imm	Add	Read	0	*
bne	1	*	+4	В	*	PC	Imm	Add	Read	0	*
blt	*	1	ALU	В	0	PC	Imm	Add	Read	0	*
bltu	*	1	ALU	В	1	PC	Imm	Add	Read	0	*
jalr	*	*	ALU	1	*	Reg	Imm	Add	Read	1	PC+4
jal	*	*	ALU	J	*	PC	Imm	Add	Read	1	PC+4
auipc	*	*	+4	U	*	PC	lmm	Add	Read	1	ALU

CS 61c Lecture 12: Control & Performance 18

# Control Realization Options

#### ROM

- "Read-Only Memory"
- Regular structure
- Can be easily reprogrammed
  - fix errors
  - add instructions
- Popular when designing control logic manually
- Combinatorial Logic
  - Today, chip designers use logic synthesis tools to convert truth tables to networks of gates


## RV32I, a nine-bit ISA!

							inst	t[30]		ir	rst[14	l:12]	inst[6:2	2]
	. [01.10]				0110111	7 7 7 7 7	,				1/	•	K	
	imm[31:12]			rd	0110111	LUI	0000000	<u> </u>	shamt	rs1	001	rd	0010011	SLLI
	imm[31:12]	0.10	, , , , , , , , , , , , , , , , , , ,	rd	0010111	AUIPC	0000000		shamt	rs1	101	rd	0010011	SRLI
	n[20 10:1 11 1		000	rd	1101111	JAL	0100000		shamt	rs1	101	rd	0010011	SRAI
imm[11:0		rs1	000	rd	1100111	JALR	0000000		rs2	rs1	000	rd	0110011	ADD
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ	0100000		rs2	rs1	000	rd	0110011	SUB
imm[12 10:5]	rs2	rs1	001 100	imm[4:1 11]	1100011	BNE	0000000		rs2	rs1	001	rd	0110011	SLL
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT BGE	0000000		rs2	rs1	010	rd	0110011	SLT
imm[12 10:5]	rs2	rs1		imm[4:1 11]	1100011	BLTU	0000000		rs2	rs1	011	rd	0110011	SLTU
imm[12 10:5]	rs2	rs1	110 111	imm[4:1 11]	1100011		0000000		rs2	rs1	100	rd	0110011	XOR
imm[12 10:5]		rs1		imm[4:1 11]	1100011	BGEU	0000000		rs2	rs1	101	rd	0110011	SRL
imm[11:0	-	rs1	000	rd	0000011	LB	0100000		rs2	rs1	101	rd	0110011	SRA
imm[11:0	,	rs1	001	rd	0000011	LH	0000000		rs2	rs1	110	rd	0110011	OR
imm[11:0	,	rs1	010	rd	0000011	LW	0000000		rs2	rs1	111	rd	0110011	AND
imm[11:0	1	rs1	100	rd	0000011	LBU	0000	pred	succ	00000	000	00000	0001111	FENCE
imm[11:0	,	rs1	101	rd	0000011	LHU	0000	0000	0000	00000	001	00000	0001111	FENCE.I
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB	0000	00000000	0	00000	000	00000	1110011	ECALL
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH		00000000		00000	000	00000	1110011	EBREAK
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW		csr			001		1110011	CSRRW
imm[11:0		rs1	000	rd	0010011	ADDI		csr	Not	inst	CAOL	rd	1110011	CSRRS
imm[11:0	,	rs1	010	rd	0010011	SLTI		csr	1400	ins1 C	PATI	rd	1110011	CSRRC
imm[11:0	)]	rs1	011	rd	0010011	SLTIU		csr		zimm	101	rd	1110011	CSRRWI
imm[11:0	,	rs1	100	rd	0010011	XORI		csr		zimm	110	rd	1110011	CSRRSI
imm[11:0	,	rs1	110	rd	0010011	ORI		csr		zimm	111	rd	1110011	CSRRCI
imm[11:0	)]	rs1	111	rd	0010011	ANDI		CDI		ZIIIIII	TII	10	1110011	Oblitoi

Instruction type encoded using only 9 bits inst[30],inst[14:12], inst[6:2]


inst[6:2]

### **ROM-based Control**



15 data bits (outputs)

## ROM Controller Implementation



CS 61c Lecture 12: Control & Performance 22

### Administrivia

- Homework 2 Due tomorrow 11:59 pm
- Project 1 Part 1 Due Monday Oct. 9
  - Part 2 due Monday Oct. 16
- Midterm 1 Regrades due next Tuesday
  - Talk to a TA if you don't understand a midterm question or are unsure of a regrade

### Break!




10/5/17

## Agenda

- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...

## Instruction Timing



IF	ID	EX	MEM	WB	Total
I-MEM	Reg Read	ALU	D-MEM	Reg W	
200 ps	100 ps	200 ps	200 ps	100 ps	800 ps

### Instruction Timing

Instr	IF = 200ps	ID = 100ps	ALU = 200ps	MEM=200ps	WB = 100ps	Total
add	X	X	X		X	600ps
beq	X	X	X			500ps
jal	X	X	X			500ps
lw	Х	Х	Х	Х	Х	800ps
sw	Х	Х	Х	Х		700ps

#### Maximum clock frequency

$$- f_{max} = 1/800ps = 1.25 GHz$$

#### Most blocks idle most of the time

$$- E.g. f_{max,ALU} = 1/200ps = 5 GHz!$$

- How can we keep ALU busy all the time?
- 5 billion adds/sec, rather than just 1.25 billion?
- Idea: Factories use three employee shifts equipment is always busy!

### Agenda

- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...

### Performance Measures

- "Our" RISC-V executes instructions at 1.25 GHz
  - -1 instruction every 800 ps
- Can we improve its performance?
  - What do we mean with this statement?
  - Not so obvious:
    - Quicker response time, so one job finishes faster?
    - More jobs per unit time (e.g. web server returning pages)?
    - Longer battery life?



# Transportation Analogy



	Sports Car	Bus
Passenger Capacity	2	50
Travel Speed	200 mph	50 mph
Gas Mileage	5 mpg	2 mpg

#### 50 Mile trip:

	Sports Car	Bus
Travel Time	15 min	60 min
Time for 100 passengers	750 min	120 min
Gallons per passenger	5 gallons	0.5 gallons

CS 61c

Lecture 12: Control & Performance

Computer Analogy

Transportation	Computer
Trip Time	Program execution time: e.g. time to update display
Time for 100 passengers	Throughput: e.g. number of server requests handled per hour
Gallons per passenger	Energy per task*: e.g. how many movies you can watch per battery charge or energy bill for datacenter

\* <u>Note</u>: power is not a good measure, since low-power CPU might run for a long time to complete one task consuming more energy than faster computer running at higher power for a shorter time

### "Iron Law" of Processor Performance

```
<u>Time</u> = <u>Instructions</u> <u>Cycles</u> <u>Time</u>
Program * Instruction * Cycle
```

## Instructions per Program

#### Determined by

- Task
- Algorithm, e.g. O(N<sup>2</sup>) vs O(N)
- Programming language
- Compiler
- Instruction Set Architecture (ISA)

## (Average) Clock cycles per Instruction

#### Determined by

- ISA
- Processor implementation (or microarchitecture)
- E.g. for "our" single-cycle RISC-V design, CPI = 1
- Complex instructions (e.g. strcpy), CPI >> 1
- Superscalar processors, CPI < 1 (next lecture)</li>

# Time per Cycle (1/Frequency)

#### Determined by

- Processor microarchitecture (determines critical path through logic gates)
- Technology (e.g. 14nm versus 28nm)
- Power budget (lower voltages reduce transistor speed)


## Speed Tradeoff Example

• For some task (e.g. image compression) ...

	Processor A	Processor B
# Instructions	1 Million	1.5 Million
Average CPI	2.5	1
Clock rate f	2.5 GHz	2 GHz
Execution time	1 ms	0.75 ms

Processor B is faster for this task, despite executing more instructions and having a lower clock rate!

# Energy per Task



Want to reduce capacitance and voltage to reduce energy/task

# **Energy Tradeoff Example**

"Next-generation" processor

- C (Moore's Law): -15 %

Supply voltage, V<sub>sup</sub>: -15 %

- Energy consumption:  $1 - (1-0.85)^3 = -39 \%$ 

- Significantly improved energy efficiency thanks to
  - Moore's Law AND
  - Reduced supply voltage

### Energy "Iron Law"


Performance = Power \* Energy Efficiency (Tasks/Second) (Joules/Second) (Tasks/Joule)

- Energy efficiency (e.g., instructions/Joule) is key metric in all computing devices
- For power-constrained systems (e.g., 20MW datacenter), need better energy efficiency to get more performance at same power
- For energy-constrained systems (e.g., 1W phone), need better energy efficiency to prolong battery life

# **End of Scaling**

- In recent years, industry has not been able to reduce supply voltage much, as reducing it further would mean increasing "leakage power" where transistor switches don't fully turn off (more like dimmer switch than on-off switch)
- Also, size of transistors and hence capacitance, not shrinking as much as before between transistor generations
- Power becomes a growing concern the "power wall"
- Cost-effective air-cooled chip limit around ~150W

### Processor Trends



### Break!



10/5/17

# Agenda

- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...

# Pipelining

- A familiar example:
  - Getting a university degree



- Shortage of Computer scientists (your startup is growing):
  - How long does it take to educate 16,000?

## Computer Scientist Education

• Option 1: serial



16,000 in 16 years, average throughput is 1000/year

• Option 2: pipelining



- 16,000 in 7 years
- Steady state throughput is 4000/year
- Resources used efficiently
- 4000 graduate 4-fold improvement over serial education

4000 graduate

7 years

Lecture 12: Control & Performance

# Latency versus Throughput

#### Latency

Time from entering college to graduation

SerialPipelining4 years4 years

#### Throughput

Average number of students graduating each year


Serial 1000Pipelining 4000

#### Pipelining

- Increases throughput (4x in this example)
- But does nothing to latency
  - sometimes worse (additional overhead e.g. for shift transition)

# Simultaneous versus Sequential

- What happens sequentially?
- What happens *simultaneously*?




Lecture 12: Control & Performance


### Agenda

- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...

# Pipelining with RISC-V


Phase	Pictogram	t <sub>step</sub> Serial	t <sub>cycle</sub> Pipelined
Instruction Fetch	IM -	200 ps	200 ps
Reg Read	FReg	100 ps	200 ps
ALU	ALU	200 ps	200 ps
Memory	<u> </u>	200 ps	200 ps
Register Write	-Reg	100 ps	200 ps
<b>t</b> instruction	IM Reg	800 ps	1000 ps





# Pipelining with RISC-V

add t0, t1, t2
or t3, t4, t5
sll t6, t0, t3




	Single Cycle	Pipelining
Timing	t <sub>step</sub> = 100 200 ps	$t_{cycle}$ = 200 ps
	Register access only 100 ps	All cycles same length
Instruction time, t <sub>instruction</sub>	$= t_{cycle} = 800 \text{ ps}$	1000 ps
Clock rate, $f_s$	1/800 ps = 1.25 GHz	1/200  ps = 5  GHz
Relative speed	1 x	4 x

CS 61c 50

## Sequential vs Simultaneous

What happens sequentially, what happens simultaneously?



## Agenda

- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...

### And in Conclusion, ...

- Controller
  - Tells universal datapath how to execute each instruction
- Instruction timing
  - Set by instruction complexity, architecture, technology
  - Pipelining increases clock frequency, "instructions per second"
    - But does not reduce time to complete instruction
- Performance measures
  - Different measures depending on objective
    - Response time
    - Jobs / second
    - Energy per task