Architetture dei Sistemi di Elaborazione O2GOLOV Delivery date: **16th November 2023** 

Laboratory 4

Expected delivery of **lab\_4.zip** must include:

- each configuration of the custom architecture (riscv\_o3\_custom.py) that you modify.
- This document with all the field compiled and in PDF form.

## **Introduction and Background**

Simulating an Out-of-Order (OoO) CPU (O3CPU)

Dispatch/
Issue

-Cache

In this laboratory, you will be able to configure an OoO CPU by using a script called riscv\_o3\_custom.py. In a few words, the script configures an <u>Out-of-Order (O3) processor</u> based on the *DerivO3CPU*, a superscalar processor with a reduced number of features.

Memory sub-system

#### **Pipeline**

The processor pipeline stages can be summarized as:

- **Fetch stage:** instructions are fetched from the instruction cache. The fetchWidth parameter sets the number of fetched instructions. This stage does branch prediction and branch target prediction.
- **Decode stage:** This stage decodes instructions and handles the execution of unconditional branches. The decodeWidth parameter sets the maximum number of instructions processed per clock cycle.
- **Rename stage:** As suggested by the name, registers are renamed, and the instruction is pushed to the IEW (Issue/Execute/Write Back) stage. It checks that the *Instruction Queue* (IQ)/*Load and Store Queue* (LSQ) can hold the new instruction. The maximum number of instructions processed per clock cycle is set by the renameWidth parameter.




Figure 1: Understanding configurable OoO CPU parameters.

- **Dispatch stage**: instructions whose renamed operands are available are dispatched to functional units (FU). For loads and stores, they are dispatched to the Load/Store Queue (LSQ). The maximum number of instructions processed per clock cycle is set by the dispatchWidth parameter.
- **Issue stage**: The simulated processor has a single instruction queue from which all instructions are issued. Ordinarily, <u>instructions are taken in-order from this queue</u>. An instruction is issued if it does not have any dependency.
- Execute stage: the functional unit (FU) processes their instruction. Each functional unit can be configured with a different latency. Conditional branch <u>mispredictions are identified here</u>. The maximum number of instructions processed per clock cycle depends on the different functional units configured and their latencies.
- Writeback stage: it sends the result of the instruction to the reorder buffer (ROB). The maximum number of instructions processed per clock cycle is set by the wbWidth parameter.
- Commit stage: it processes the reorder buffer, freeing up reorder buffer entries. The maximum number of instructions processed per clock cycle is set by the committee buffer entries. Commit is done in order.

In the event of a **branch misprediction**, trap, or other speculative execution event, "squashing" can occur at all stages of this pipeline. When a pending instruction is squashed, it is removed from the instruction queues, reorder buffers, requests to the instruction cache, etc.




Figure 2: Example of a branch **misprediction** (transparent rows)

#### **Pipeline Resources**

Additionally, it has the following structures:

- Branch predictor (BP)
  - Allows for selection between several branch predictors, including a local predictor, a
    global predictor, and a tournament predictor. Also has a branch target buffer (BTB)
    and a return address stack (RAS).
- Reorder buffer (ROB)
  - o Holds instructions that have reached the back end. Handles squashing instructions and keep instructions in program order.
- Instruction queue (IO)
  - Handles dependencies between instructions and scheduling ready instructions. Uses the **memory dependence predictor** to tell when memory operations are ready.
- Load-store queue (LSQ)
  - Holds loads and stores that have reached the back end. It hooks up to the d-cache and initiates accesses to the memory system once memory operations have been issued and executed. Also handles forwarding from stores to loads, replaying memory operations if the memory system is blocked, and detecting memory ordering violations.
- Functional units (FU)
  - o Provides timing for instruction execution. Used to determine the latency of an instruction executing, as well as what instructions can issue each cycle.
  - Floating point units, floating point registers, and respective instructions are supported.

560: s561 (t0: n	r160): 0x00010106: fmv_w_x fa5, zero	F	Dc	Rn	1	Is	1	2	3	Cm	
561: s562 (t0: n	r161): 0x0001010a: c_addi16sp sp, -64	F	Dc	Rn	1	Is	Cm	1	2	3	
562: s563 (t0: n	r162): 0x0001010c: c_fsdsp fs0, 8(sp)	F	1	Dc	Rn	1	Is	Мс	1	2	3
563: s564 (t0: n	r163): 0x0001010e: c_fsdsp fs1, 0(sp)	F	1	Dc	Rn	1	2	3	Is	Mc	-

Figure 3: Pipeline example of FP instructions and FP registers

## **Laboratory: hands-on**

### All the needed resources are at a GitHub repository:

https://github.com/cad-polito-it/ase riscv gem5 sim

To create your simulation environment:

For HTTPS clone:

~/my\_gem5Dir\$ git clone https://github.com/cad-polito-it/ase riscv gem5 sim.git

#### For SSH:

~/my gem5Dir\$ git clone git@github.com:cad-polito-it/ase riscv gem5 sim.git

The environment is configured to be executed on the LABINF MACHINES.

Follow the HOWTO instructions available on the GitHub Repository for simulating a program.

## **Exercise 1:**

Simulate the benchmark  $my\_c\_benchmark$  (main.c) by using the gem5 simulator to obtain the trace.out file. Then, you can visualize the pipeline (i.e., load the trace.out file on Konata).

Based on the CPU architecture described in riscv\_o3\_custom.py, visualize the Konata's pipeline to find out the conditions:

- 1. Out-of-order execution (issue), in-order commit (commit)
- 2. Two commits in the same clock cycle
- 3. Flush of the pipeline.

For every condition, fill the following tables.

Condition	Out-of-order execution, in-order commit					
Screenshot from Konata	18: \$76 (t0: ri1): 0x0000001a8: lw a5, -1560(s0)  F 1 2 3 4 5 6 7 0c Rn 1 Is cm 1 Mc 1  19: \$77 (t0: ri2): 0x0000001a0: addiw a5, a5, 0  F 1 2 3 4 5 6 7 0c Rn 1 Us 1 2 Is cm 1  20: \$78 (t0: ri3): 0x0000001b0: lui a4, 1  21: \$79 (t0: ri4): 0x0000001b4: addi a4, a4, 0  F 1 2 3 4 5 6 0c Rn 1 Is cm 1 2 3 4 Is cm 1					
Explain the reason behind the condition Briefly explain the advantages of the OoO execution in a CPU	In this case the lui instruction in line 20 is OoO because the previous instruction, the addiw in line 77, has RAW hazard, so it is executed, but it waits for commit.  OoO execution is important because the instruction can be excuted despite the previous instructions are stalled because of any hazard. This improves our program and reduces number o CPI.					
Condition	Two or more commits in the same clock cycle					

Screenshot from Konata	18: \$76 (t0: r11): 0x000001a8: lw a5, -1560(s0)								
<b>Explain</b> the	1 1								
reason behind	instructions to be completed ahead of others. However, the "commit" process								
the condition	must ensure that the results are made visible in the correct order. So, even if an operation finishes earlier, it must wait to be committed.								
Briefly explain	"Commit" is the process where completed instructions become final and their								
the Commit	results are made visible to the outside world in the correct order.								
functioning									
Condition	Flush of the pipeline								
Screenshot	32: 580 (18: 725): 0x000005140: fs F 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0c 8n 1 2 0s 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 10 8 10 1 12 13 14 15 16 17 18 19 20 21 22 23 24 10 8 10 1 12 13 14 15 16 17 18 19 20 21 22 23 24 10 8 10 1 12 13 14 15 16 17 18 19 20 21 22 23 24 10 8 10 12 13 14 15 16 17 18 19 20 21 22 23 24 10 8 10 12 13 14 15 16 17 18 10 10 20 21 22 23 24 10 8 10 12 13 14 15 16 17 18 18 18 18 18 18 18 18 18 18 18 18 18								
from Konata	35: 987 (186: 728); 0x00000150: K  F. 1								
Explain the	When a pipeline flush due to a branch misprediction, the goal is to eliminate all								
Explain the reason behind	instructions in the pipeline that follow the incorrect branch prediction. When a								
Explain the									

# **Exercise 2:**

Given your benchmark (main.c in my\_c\_benchmark), optimize the CPU architecture (i.e., modify the riscv\_o3\_custom.py file) and write down the improvements in terms of CPI and speedup.

 $\circ$  To optimize the CPU architecture, open the configuration file of the CPU (i.e., the <code>riscv\_o3\_custom.py</code>) , and tune specific hardware-related parameters.

You have to change specific values in **one or more** stages of the pipeline:

- o # FETCH STAGE
  - Tune parameters such as the fetchWidht, fetchBuffersize and so on, and see the effects on your system.
- o # DECODE STAGE
- o #-RENAME STAGE
  - Try changing some values, <u>but don't touch the "Phys" ones.</u>
- # DISPATCH/ISSUE STAGE
- o # EXECUTE STAGE

- Here you can optimize the Functional units of your CPU like the INT ALU, the FP ALU, the FP Multiplier/Divider and so on.
- Tune the number of units (count) that you have in the system, as well as their latency (opLat) to see how this affects the execution of your program.
- o You can create a different branch predictor. They are defined in create predictor.py)
- O You can also try to change the parameters of the L1 Cache. Look for the "class L1Cache" in the riscv\_o3\_custom.py file. The L1 cache, also referred to as the primary cache, is the smallest and fastest level of memory. It is located directly on the processor, and it is used to store frequently accessed data by the CPU. In this way, the CPU saves time with respect to the normal access to the main memory.

<u>HINT:</u> To implement the best hardware optimization, and understand how to change the parameters, the best option consists in analysing the *stats.txt* file (in ase\_riscv\_gem5\_sim/results/my\_c\_benchmark).

Find information regarding the workload profiling. In other words, look for lines such as "system.cpu.commitStats0.committedInstType::IntAlu", and the following ones to understand which kind of instructions are executed the most. In this way, you can target a specific functional unit and modify its specifications.

Fill the following Tables with the CPI that you obtain with the old and the new architectures. Compute also the equivalent speedup that you obtain.

HINT: You can get the CPI and other useful information from the stats.txt file.

Parameters	Configuration 1	Configuration 2	Configuration 3	Configuration 4
The_cpu.fetchWidth	12	8	none	12
The_cpu.fetchBufferSi	none	32	none	16
ze				
The_cpu.fetchQueueSi	none	64	none	256
ze				
The_cpu.decodeWidth	8	8	none	12
The_cpu.renameWidth	none	4	none	12
The_cpu.dispatchWidt	none	8	none	12
h				
The_cpu.issueWidth	none	none	none	12
The_cpu.CPU_IntAL	6	6	6	6
U				
The_cpu.numIQEntrie	none	none	32	64
S				
CPU_FP_ALU	none	none	none	1
FloatAdd optLAt				
CPU_FP_ALU	none	none	none	1
FloatCvt optLAt				
CPU_FP_MultDiv	none	none	none	1
FloatMult optLat				
CPU_FP_MultDiv	none	none	none	1
FloatDiv optLat				

Original CPI (no hardware optimization): 2.08310

	Configuration 2	Configuration 2	Configuration 3	Configuration 4
CPI	1.983529	1.946718	0.945976	0.859995
Speedup (wrt	1.0625	1.0625	2.125	2.428
Original CPI)				

Which is the best optimization in terms of CPI and speedup, why?

#### Your answer:

By exclusively modifying the parameters of fetch, decode, and adding three units of intALU, a significant improvement is not observed, and this could be attributed to various factors. It is possible that a bottleneck occurs somewhere in the system, causing the stall of numerous instructions. Additionally, the presence of data dependencies, known as data hazards, could lead to persistent stalls. Even by enhancing other parameters such as fetchbuffersize, fetchQueueSize, renamewidth, and dispatchwidth, substantial progress does not emerge, most likely due to the same previously mentioned issues. However, by intervening in the number of instructions in the processor's input queue (The cpu.numIQEntries), a significant improvement is observed. This result could be attributed to the fact that the increase in the number of instructions in the queue allows the processor to achieve a higher degree of parallelism, contributing to a drastic reduction in the number of cycles per instruction (CPI). Moreover, a larger instruction queue can decrease the probability of stalls due to data dependencies or situations where the processor has to wait for the arrival of new instructions. Additionally, with a larger instruction queue, the processor gains greater flexibility in scheduling and executing instructions, adapting to resource availability and reducing the risk of underutilization of execution units or other processor resources. The optimal configuration is achieved by improving all parameters of the three mentioned

configurations and reducing the latency times of the ALUs that are used more frequently, resulting in a speedup of 2.428.