ECGR 4146: Introduction to VHDL Lab 6: 8-bit Counter

VHDL Code for Counter (0 to m-1)


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity MCounter is
   Port ( clk : in STD LOGIC;
           reset : in STD LOGIC;
           m : in STD LOGIC VECTOR(3 downto 0);
           q : out STD LOGIC VECTOR(3 downto 0)
end MCounter:
architecture Behavioral of MCounter is
signal R_Register: unsigned(3 downto 0);
signal R Next: unsigned(3 downto 0);
   process (clk, reset)
   begin
      if (reset='1') then
         R Register <= (others=>'0');
      elsif (clk'event and clk='1') then
         R Register <= R Next;
      end if;
   end process;
   R next <= (others=>'0') when R Register=(unsigned(m)-1) else
             R_Register + 1;
   q <= std_logic_vector(R_Register);</pre>
end Behavioral;
```

VHDL Testbench Code for Counter (0 to m-1)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity MCountetTest is
end MCountetTest;
architecture Behavioral of MCountetTest is
component MCounter is
    Port ( clk : in STD LOGIC;
           reset : in STD LOGIC;
           m : in STD LOGIC VECTOR(3 downto 0);
           q : out STD LOGIC VECTOR(3 downto 0)
end component;
signal clk :std logic;
signal reset :std logic;
signal m:std logic vector(3 downto 0);
signal q:std logic vector(3 downto 0);
uut:MCounter port map
```

```
(clk=>clk, reset=>reset, m=>m, q=>q);
clock process :process
begin
     clk <= '0';
     wait for 10 ns;
     clk <= '1';
     wait for 10 ns;
end process;
stim_proc: process
begin
   reset <= '1';
    wait for 100 ns;
   reset <= '0';
  wait;
end process;
end Behavioral;
```

Simulation Waveform of Half Adder



VHDL Code for Counter (n to m-1)

```
N : integer := 8
   );
   Port ( clk : in STD_LOGIC;
           reset : in STD LOGIC;
           Tick : out STD LOGIC;
           Counting : out STD LOGIC VECTOR (N-1 downto 0)
end Counter M N;
architecture Behavioral of Counter M N is
signal R_Register: std_logic_vector(N-1 downto 0);
signal R_Next: std_logic_vector(N-1 downto 0);
  process(clk,reset)
  begin
     if (reset='1') then
        R Register <= "00000110";</pre>
      elsif (clk'event and clk='1') then
        R Register <= R Next;
     end if;
  end process;
  R next <= "00000110" when R Register=(M-1) else
             R_Register + 1;
     Counting <= std_logic_vector(R_Register);</pre>
   Tick <= '1' when R Register = (M-1) else '0';
end Behavioral;
```

VHDL Testbench Code for Counter (n to m-1)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity Counter M NTest is
end Counter M NTest;
architecture Behavioral of Counter M NTest is
constant N: integer := 8;
signal clk :std logic;
signal reset :std logic;
signal Tick:std logic;
signal Counting:std_logic_vector(N-1 downto 0);
begin
p0:entity work.Counter M N(Behavioral) port map
(clk=>clk, reset=>reset, Tick=>Tick, Counting=>Counting);
clock process :process
begin
     clk <= '0';
     wait for 50 ns;
     clk <= '1';
    wait for 50 ns;
end process;
stim proc: process
begin
   reset <= '1';
   wait for 50 ns;
   reset <= '0';
  wait;
end process;
```

end Behavioral;

Simulation Waveform of Counter (n to m-1)

