

# **Project 1: Flip Flop Design and Characterization**

---

Luis Umana

Date: November 25, 2021

The purpose of the project is to design and layout a D-type flip flop. The project had five requirements that needed to meet, VDD must be 1 volt, rising edge triggered, Layout is DRC and LVS, and Pull up/down strengths should be within 20% of each other. Besides those requirements, students were free to design the D-type flip flop as they please.

## Design and Analysis

1




Figure 2: Test bench

## Simulation Results





Figure 3: Plot of PHI, D, AND Q.


<b>Clock to Q-delay - Rising</b>	<b>0.5u</b>
<b>Clock to Q-delay - Falling</b>	<b>0.5u</b>
<b>Setup Time</b>	<b>0.5u</b>
<b>Hold Time</b>	<b>-18p</b>
<b>Output Rise Time</b>	<b>74.4025</b>
<b>Supply Leakage Current: 00</b>	<b>3.44 pA</b>
<b>Supply Leakage Current: 01</b>	<b>-5.01995 ua</b>
<b>Supply Leakage Current: 10</b>	<b>11.6956 uA</b>
<b>Supply Leakage Current: 11</b>	<b>28.4112 uA</b>
<b>Dynamic Supply Current</b>	<b>49.6163 nA</b>
<b>Input Capacitance</b>	<b>0.612 fF</b>

**Table 1: Simulation Output**


## Layout



**Figure 4: Layout of the D-type Flip Flop**



**Figure 5: Layout of the D-type Flip Flop (simple view)**



### Figure 6: DRC Check

## **Discussion and Troubleshooting**

I would have changed my overall design in figure 1, had I considered how difficult the layout would be to create later. I had to recreate my layout multiple times due to issues such as, files locked out by mosaic anywhere, wiring crossing, and spacing issues. I definitely would have tried reducing, PHI, PHINOT, VDD, and VSS to just a single pin each. The schematic issue would have been very messy, however I felt that it would have just made creating the layout much easier. The schematic shown in figure 1 is my third design of the flip-flop since I had issues producing a functioning waveform.

## **Conclusions**

Due to complicated issues with multiple attempts to create a proper layout, not all of the specification are included in the report. The results that are given shows that the schematic and testbench produced an accurate plot of the PHI, D, and Q. The layout had 11 errors shown in figure 6. This was cause by a strange issue where the N-well net 5 would not register and cause 4 additional latch-up. N-well net 1 also has a similar issue to net 5, however this would strange be solved by including half of a n-mos shown in figure five. The rest of the spacing issues were caused by the n-mos needing to be included in net 1. I felt had I not have so many issues with losing files or restarting layouts multiple times, I may have had more time to fix the issue. I learned that proper spacing and pin placements can make all the difference in designing a schematic and layout.

## **References**

None

