
ECGR 4146: Introduction to VHDL Lab 7: Manchester Encoding

FSM for Manchester Encoder



VHDL Code for Manchester Encoder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ManchesterEncoder is
    Port ( str_input : in STD_LOGIC_VECTOR(7 downto 0);
        clk : in STD_LOGIC;
        reset : in STD_LOGIC;
        str_output : out STD_LOGIC);
end ManchesterEncoder;

architecture Behavioral of ManchesterEncoder is
```

```
type state_type is (idle,state0, state1, state2, state3, state4, state5, state6,
state7, stop);
signal state_reg : state_type;
signal R_Next: state_type;
signal state : std_logic;
signal buff : std logic;
begin
--state register
process(clk, reset)
   begin
       if (reset = '1') then
       state_reg <= idle;
      elsif (clk'event and clk='1') then
       state_reg <= R_Next;
      end if;
end process;
--output buffer
process(clk, reset)
   begin
       if (reset = '1') then
       buff <= '0';
      elsif (clk'event and clk='1') then
       buff <= state;</pre>
      end if;
end process;
--next state logic
process(state_reg, reset)
   begin
        case state_reg is
        when idle =>
        if (reset='0') then
           R Next <= state0;
        else
           R Next <= idle;
        end if;
        when state0 =>
        R Next <= state1;</pre>
        when state1 =>
        R Next <= state2;</pre>
        when state2 =>
        R Next <= state3;
        when state3 =>
        R Next <= state4;
        when state4 =>
        R Next <= state5;
        when state5 =>
        R_Next <= state6;</pre>
        when state6 =>
```


```
R_Next <= state7;</pre>
        when state7 =>
        R_Next <= stop;</pre>
        when stop =>
        R_Next <= stop;</pre>
        end case;
    end process;
    --look ahear moore output logic
    process(R_Next)
        begin
            case R Next is
            when idle =>
             state <= '0';
             when state0 =>
             state <= str input(7);</pre>
             when state1 =>
             state <= str_input(6);</pre>
             when state2 =>
             state <= str_input(5);</pre>
             when state3 =>
             state <= str_input(4);</pre>
             when state4 =>
             state <= str_input(3);</pre>
             when state5 =>
             state <= str_input(2);</pre>
             when state6 =>
             state <= str_input(1);</pre>
             when state7 =>
             state <= str_input(0);</pre>
             when stop =>
             state <= '0';
             end case;
    end process;
    str_output <= not(buff xor clk);</pre>
end Behavioral;
```

VHDL Testbench Code for Manchester Encoder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Manchester_Test is
--(Port)
```

```
end Manchester_Test;
architecture Behavioral of Manchester_Test is
signal str_input:STD_LOGIC_VECTOR(7 downto 0);
signal clk :std_logic;
signal reset :std_logic;
signal str output:std logic;
begin
p0:entity work.ManchesterEncoder(Behavioral) port map
(str input=> str input,clk=>clk,reset=>reset,str output=>str output);
clock_process :process
begin
   str_input <= "01100010";
    clk <= '0';
   wait for 20 ns;
   clk <= '1';
   wait for 20 ns;
end process;
stim proc: process
begin
   reset <= '1';
    wait for 20 ns;
   reset <= '0';
end process;
end Behavioral;
```

Simulation Waveform of Manchester Encoder



Luis Umana 801018765

