



Práctica 11. Cartas ASM.

Nombre: Flores Castro Luis Antonio.

Arquitectura de Computadoras.

Profesora: Vega García Nayeli.

Código de Implementación de la Unidad de Control.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3.
4. entity UC is
           Port(INI, clr, clk, z, A0: in STD LOGIC;
                    LA, EA, LB, EB, EC: out STD LOGIC);
6.
7. end UC;
8.
9. architecture Behavioral of UC is
10.
                 type edo is (E0, E1, E2);
11.
                 signal estado act, estado sig: edo;
12.
        begin
13.
14.
                 process(clr, clk)
15.
                 begin
16.
                         if(clr='1') then
17.
                                  estado act<=E0;
18.
                         elsif(rising edge(clk)) then
19.
                                  estado act<=estado sig;
20.
                         end if;
21.
                 end process;
22.
23.
                 --aqui se inicia la carta asm
24.
                 process(estado act, INI, z, A0)
25.
                 begin
26.
                         LA<='0';
                         EA<='0';
27.
28.
                         LB<='0';
29.
                         EB<='0';
30.
                         EC<= '0';
31.
32.
                         case estado act is
33.
                         when E0=>
34.
                                  LB<='1';
35.
                                  if(INI='1')then
36.
                                          estado sig<=E1;
37.
                                  else
38.
                                          LA<='1';
39.
                                          estado sig<=E0;
40.
                                  end if;
41.
                         when E1=>
42.
                                  EA<='1';
43.
                                  if(z='0')then
44.
                                          if (A0='1') then
45.
                                                   EB<='1';
46.
                                                   estado sig<=E1;
47.
                                           else
48.
                                                   estado sig<=E1;
49.
                                           end if;
```

```
50.
                                   else
51.
                                            estado sig<=E2;
52.
                                   end if;
53.
                          when E2=>
54.
                                   EC<='1';
55.
                                   if(INI='1')then
56.
                                            estado sig<=E2;
57.
                                   else
58.
                                            estado sig<=E0;
59.
                                   end if;
60.
                          end case;
61.
                 end process;
62.
        end Behavioral;
```

Código de Implementación del Arreglo.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
4. entity Arreglo is
5. Port(LA, EA, clk, clr: in STD LOGIC;
          DA: in STD LOGIC VECTOR(8 downto 0);
           QA: out STD LOGIC VECTOR(8 downto 0));
8. end Arreglo;
9.
10.
        architecture Behavioral if Arreglo is
11.
                 signal auxQA: STD LOGIC VECTOR(8 downto 0);
12.
        begin
13.
                 process(LA, EA, clk, clr)
14.
                 begin
15.
                 if(clr='1')then
16.
                         auxQA<=(others=>'0');
17.
                 elsif(rising edge(clk))then
18.
                         if(LA='0' and EA='0') then
19.
                                  auxQA<=auxQA;</pre>
20.
                         elsif(LA='1' and EA='0')then
21.
                                  auxQA<=DA;
22.
                         elsif(LA='0' and EA='1')then
23.
                                  auxQA<=to stdlogicvector(to bitv</pre>
  ector(auxQA)SRL 1);
24.
                         end if;
25.
                 end if;
26.
                 end process;
27.
                 QA \le auxQA;
28.
        end Behavioral;
```

Código de Implementación del Contador.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3. use IEEE.STD LOGIC ARITH.ALL;
4. use IEEE.STD LOGIC UNSIGNED.ALL;
5.
6. entity Contador is
7. Port(LB, EB, clk, clr: in STD LOGIC;
           QB: out STD LOGIC VECTOR(3 downto 0));
9. end Contador;
10.
11.
        architecture Behavioral of Contador is
12.
        begin
13.
                 process(clk,clr,LB,EB)
14.
                 variable auxQB: STD LOGIC VECTOR(3 downto 0);
15.
                begin
16.
                         if (clr='1') then
17.
                                 auxQB:=(others=>'0');
18.
                         elsif(rising edge(clk))then
19.
                                 if(LB='0' and EB='0')then
20.
                                          auxQB:=auxQB;
21.
                                 elsif(LB='1' and EB='0') then
22.
                                          auxQB:=(others=>'0');
23.
                                  elsif(LB='0' and EB='1') then
24.
                                          auxQB:=auxQB+1;
25.
                                 end if;
26.
                         end if;
27.
                         QB<=auxQB;
28.
                 end process;
29.
        end Behavioral;
```

Código de Implementación del Decodificador.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3.
4. entity Decodificador is
5. Port(B: in STD LOGIC VECTOR(3 downto 0);
          no: out STD LOGIC VECTOR(6 downto 0));
6.
7. end Decodificador;
9. architecture Behavioral of Decodificador is
10.
        constant n0: STD LOGIG VECTOR(6 downto 0):="0000001";
11.
        constant n1: STD LOGIG VECTOR(6 downto 0):="1001111";
12.
        constant n2: STD LOGIG VECTOR(6 downto 0):="0010010";
13.
       constant n3: STD LOGIG VECTOR(6 downto 0):="0000110";
        constant n4: STD LOGIG VECTOR(6 downto 0):="1001100";
14.
15.
        constant n5: STD LOGIG VECTOR(6 downto 0):="0100100";
```

```
16.
        constant n6: STD LOGIG VECTOR(6 downto 0):="0100000";
        constant n7: STD LOGIG VECTOR(6 downto 0):="0001110";
17.
18.
        constant n8: STD LOGIG VECTOR(6 downto 0):="0000000";
19.
        constant n9: STD LOGIG VECTOR(6 downto 0):="0001100";
20.
21.
        begin
22.
                process (B)
23.
                begin
24.
                         case B is
25.
                                 when "0000"=>no<=n0;
26.
                                 when "0001"=>no<=n1;
27.
                                 when "0010"=>no<=n2;
28.
                                 when "0011"=>no<=n3;
29.
                                 when "0100"=>no<=n4;
30.
                                 when "0101"=>no<=n5;
31.
                                 when "0110"=>no<=n6;
32.
                                 when "0111"=>no<=n7;
33.
                                 when "1000"=>no<=n8;
34.
                                 when others=>no<=n9;
35.
                         end case;
36.
                end process;
37.
        end Behavioral;
```

Código de Implementación del Multiplexor.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3.
4. entity Multiplexor is
5. Port(nod: in STD LOGIC VECTOR(6 downto 0);
          EC: in STD LOGIC;
6.
7.
           display: out STD LOGIC VECTOR(6 downto 0)):
8. end Multiplexor;
9.
10.
        architecture Behavioral of Multiplexor is
        constant caracter: STD LOGIC VECTOR(6 downto 0):="111111
11.
  0";
12.
        begin
13.
                with EC select
14.
                        display<=num when '1',
15.
                         caracter when others;
        end Behavioral;
16.
```

Código de Test Bench de la Unidad de Control.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3.
4. entity TbUC is
5. end TbUC;
7. architecture Behavioral of TbUC is
8.
9.
           component UC is
10.
                         Port(INI, clr, clk, z, A0: in STD LOGIC;
11.
                                 LA, EA, LB, EB,
 EC: out STD LOGIC);
12.
                 end component;
13.
       signal clk, clr INI, z, AO, LA, LB, EA, EB,
 EC: STD LOGIC:='0';
15.
       begin
16.
17.
                 simu : UC
18.
                 Port map (
19.
                clk=>clk,
20.
                clr=>clr,
21.
                INI=>INI,
22.
                z=>z
23.
                A0 => A0,
24.
                LA=>LA,
25.
                LB=>LB,
26.
                EA = > EA
27.
                EB = > EB,
28.
                EC=>EC
29.
                );
30.
31.
        clock: process begin
32.
                clk<='0';
33.
                 wait for 5 ns;
34.
                 clk<='1';
35.
                 wait for 5 ns;
36.
        end process;
37.
        process
38.
39.
        begin
40.
                 clr<='1';
41.
                 wait for 40 ns;
42.
                clr<='0';
43.
                 wait for 40 ns;
44.
                INI<='1';
45.
                wait for 40 ns;
                INI<='0';
46.
47.
                wait for 40 ns;
```

```
48.
                 A0<='1';
49.
                 wait for 40 ns;
50.
                 A0<='0';
51.
                 wait for 40 ns;
52.
                 A0<='1';
53.
                 wait for 40 ns;
                 A0<='0';
54.
55.
                 wait for 40 ns;
56.
                 z<='1';
57.
                 wait;
58.
                 end process;
59.
        end Behavioral;
```

Código de Test Bench del Arreglo.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
4. entity TbArreglo is
5. end tbArreglo;
7. architecture Behavioral of TbArreglo is
8.
9.
           component Arreglo is
10.
                 Port(LA, EA, clk, clr: in STD LOGIC;
11.
                          DA: in STD LOGIC VECTOR(8 downto 0);
12.
                         QA: out STD LOGIC VECTOR(8 downto 0));
13.
                 end component;
14.
                 signal LA, EA, clk, clr: STD LOGIC:='0';
15.
16.
                 signal DA,
   QA: STD LOGIC VECTOR(8 downto 0):=(others=>'0');
17.
18.
        begin
19.
                 arr: Arreglo
20.
                 Port map (
21.
                 LA = > LA,
22.
                 EA = > EA,
23.
                 clk=>clk,
24.
                 clr=>clr,
25.
                 DA = > DA
26.
                 QA = > QA
27.
                 );
28.
29.
                 reloj: process begin
30.
                 clk<='0';
31.
                 wait for 5 ns;
32.
                 clk<='1';
33.
                 wait for 5 ns;
```

```
34.
                end process;
35.
36.
                process
37.
                begin
38.
                clr<='1';
39.
                wait for 10 ns;
40.
                clr<='0';
                DA<='100000000';
41.
42.
                wait for 10 ns;
43.
                LA<='0';
44.
                EA<='0';
45.
                wait for 10 ns;
46.
                LA<='1';
47.
               EA<='0';
48.
                wait for 10 ns;
                LA<='0';
49.
50.
                EA<='1';
51.
                wait;
52.
                end process;
53.
        end Behavioral;
```

Código de Test Bench del Contador.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3. use IEEE.STD LOGIC ARITH.ALL;
4. use IEEE.STD LOGIC UNSIGNED.ALL;
6. entity TbContador is
7. end TbContador;
8.
9. architecture Behavioral of TbContador is
10.
11.
                 component Contador is
12.
                 Port(LB, EB, clk, clr: in STD LOGIC;
13.
                         QB: out STD LOGIC VECTOR(3 downto 0));
14.
                 end component;
15.
16.
                 signal clk, clr, LB, EB: STD LOGIC:='0';
                 signal QB: STD LOGIC VECTOR(3 downto 0):=(others
17.
  =>'0');
18.
        begin
19.
                 cnt: Contador
20.
                 Port map (
21.
                 clk=>clk,
22.
                 clr=>clr,
23.
                 LB = > LB,
24.
                 EB = > EB,
25.
                 QB=>QB
```

```
26.
                );
27.
28.
                clock: process begin
29.
                clk<='0';
30.
                wait for 5 ns;
                clk<='1';
31.
32.
                wait for 5 ns;
33.
                end process;
34.
35.
                process
36.
                begin
37.
                clr<='1';
38.
                wait for 10 ns;
39.
                clr<='0';
40.
                wait for 10 ns;
41.
                LB<='1';
                EB<='0';
42.
43.
                wait for 10 ns;
44.
                LB<='0';
45.
                EB<='1';
46.
                wait for 10 ns;
47.
                LB<='1';
48.
                EB<='0';
49.
                wait for 10 ns;
50.
                LB<='0';
51.
                EB<='1';
                wait for 10 ns;
52.
53.
                LB<='0';
54.
                EB<='0';
55.
                wait;
56.
                end process;
57.
        end Behavioral;
```

Código de paquete de la Carta ASM.

```
1. library IEEE;
2. use IEEE.std logic 1164.All;
3.
4. package PaqueteASM is
6.
      component UC is
7.
           Port(INI, clr, clk, z, A0: in STD LOGIC;
8.
                   LA, EA, LB, EB, EC: out STD LOGIC);
9.
           end component;
10.
11.
                component Arreglo is
                Port (LA, EA, clk, clr: in STD LOGIC;
12.
13.
                        DA: in STD LOGIC VECTOR(8 downto 0);
14.
                        QA: out STD LOGIC VECTOR(8 downto 0));
15.
                end component;
16.
17.
                component Contador is
18.
                Port(LB, EB, clk, clr: in STD LOGIC;
19.
                        QB: out STD LOGIC VECTOR(3 downto 0));
20.
                end component;
21.
22.
                component Multiplexor is
23.
                Port(nod: in STD LOGIC VECTOR(6 downto 0);
24.
                        EC: in STD LOGIC;
25.
                        display: out STD LOGIC VECTOR (6 downto 0
));
26.
                end component;
27.
28.
                component Decodificador is
29.
                Port(B: in STD LOGIC VECTOR(3 downto 0);
30.
                        no: out STD LOGIC VECTOR(6 downto 0));
31.
                end component;
32.
33.
        end package;
```

Código de Implementación de la Carta ASM.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3. use work.PaqueteASM.all;
4.
5. entity CartaASM is
6. Port(clk, clr, INI: in STD LOGIC;
          D: in STD LOGIC VECTOR(8 downto 0);
8.
          Dout: out STD LOGIC VECTOR(8 downto 0);
           noc: out STD LOGIC VECTOR(3 downto 0);
9.
10.
                displayc: out STD LOGIC VECTOR(6 downto 0));
11.
       end CartaASM;
12.
13.
       architecture Behavioral of CartaASM is
14.
15.
                signal auxZ, auxLA, auxLB, auxEA, auxEB,
  auxEC: STD LOGIC:='0';
                signal auxA: STD LOGIC VECTOR(8 downto 0):=(othe
17.
  rs=>'0');
                signal auxB: STD LOGIC VECTOR(3 downto 0):=(othe
18.
  rs=>'0');
19.
                signal auxNo: STD LOGIC VECTOR(6 downto 0):=(oth
  ers=>'()');
20.
21.
        begin
22.
                arr: Arreglo
23.
                Port map (
24.
                LA=>auxLA,
25.
                EA=>auxEA,
26.
                clk=>clk,
27.
                clr=>clr,
28.
               DA = > D,
29.
                QA=>auxA
30.
                );
31.
32.
                auxZ<='1' when auxA="00000000" else '0';</pre>
33.
34.
                unidadc: UC
35.
                Port map (
36.
                clk=>clk,
37.
                clr=>clr,
38.
                INI=>INI,
39.
                z=>auxZ,
40.
               A0 = > auxA(0),
41.
                LA=>auxLA,
42.
                LB=>auxLB,
43.
                EA=>auxEA,
44.
                EB=>auxEB,
45.
                EC=>auxEC
```

```
46.
                 );
47.
48.
                 cnt: Contador
49.
                 Port map (
50.
                 clk=>clk,
51.
                 clr=>clr,
52.
                 LB=>auxLB,
53.
                 EB=>auxEB,
54.
                 QB=>auxB
55.
                 );
56.
57.
                 dec: Decodificador
58.
                 Port map (
59.
                 B = > auxB,
60.
                 no=>auxNo
61.
                 );
62.
63.
                 mux: Multiplexor
64.
                 Port map (
65.
                 nod=>auxNo,
66.
                 EC=>auxEC,
67.
                 display=>displayc
68.
69.
70.
                 noc<=auxB;</pre>
71.
                 Dout<=auxA;</pre>
72.
        end Behavioral;
```

Código de Test Bench de la Carta ASM.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3. use work.PaqueteASM.all;
4.
5. entity TbCartaASM is
6. end TbCartaASM;
8. architecture Behavioral of TbCartaASM is
9.
10.
                component CartaASM is
11.
                Port(clk, clr, INI: in STD LOGIC;
12.
                         D: in STD LOGIC VECTOR(8 downto 0);
13.
                         Dout: out STD LOGIC VECTOR(8 downto 0);
14.
                         noc: out STD LOGIC VECTOR(3 downto 0);
                         displaye: out STD LOGIC VECTOR (6 downto
15.
0));
16.
                end component;
17.
18.
                signal clk, clr, INI: STD LOGIC;
19.
                signal D, Dout: STD LOGIC VECTOR(8 downto 0);
20.
                signal displayc: STD LOGIC VECTOR(6 downto 0);
21.
                signal noc: STD LOGIC VECTOR(3 downto 0);
22.
23.
      begin
24.
25.
                CASM: CartaASM
26.
                Port map (
27.
                clk=>clk,
28.
                clr=>clr,
29.
                INI=>INI,
30.
                D=>D,
31.
                Dout=>Dout,
32.
               noc=>noc,
33.
                displayc=>displayc
34.
                );
35.
36.
                clock: process begin
37.
                clk<='0';
38.
                wait for 5 ns;
39.
                clk<='1';
40.
                wait for 5 ns;
41.
               end process;
42.
43.
                process
44.
                begin
45.
                INI<='0';
46.
                clr<='1';
47.
                wait for 10 ns;
48.
```

```
49.
                 clr<='0';
50.
                 D<="101101011";
51.
                 wait for 10 ns;
52.
53.
                 INI<='1';
54.
                 wait for 110 ns;
55.
56.
                 INI<='0';
57.
                 clr<='1';
58.
                 wait for 10 ns;
59.
60.
                 clr<='0';
61.
                 D<="000011101";
62.
                 wait for 10 ns;
63.
64.
                 INI<='1';
65.
                 wait for 100 ns;
66.
                 INI<='0';
67.
68.
                 clr<='1';
                 wait for 10 ns;
69.
70.
71.
                 clr<='0';
                 D<="000010000";
72.
73.
                 wait for 10 ns;
74.
75.
                 INI<='1';
76.
                 wait for 100 ns;
77.
78.
                 INI<='0';
79.
                 clr<='1';
80.
                 wait for 10 ns;
81.
82.
                 clr<='0';
83.
                 D<="100001000";
84.
                 wait for 10 ns;
85.
86.
                 INI<='1';
87.
                 wait for 100 ns;
88.
89.
                 INI<='0';
                 clr<='1';
90.
91.
                 wait for 10 ns;
92.
93.
                 clr<='0';
94.
                 D<="00000000";
95.
                 wait for 10 ns;
96.
97.
                 INI<='1';
98.
                 wait;
99.
        end process;
100.
        end Behavioral;
```

Diagrama RTL de la Unidad de Control.




Figura 1. Diagrama RTL de la Unidad de Control.

Diagrama RTL de Arreglo.




Figura 1.1 Diagrama RTL del Arreglo.

Diagrama RTL de Contador.




Figura 1.2 Diagrama RTL del Contador.

Diagrama RTL del Decodificador.




Figura 1.3 Diagrama RTL del Decodificador.

Diagrama RTL del Multiplexor.




Figura 1.4 Diagrama RTL del Multiplexor.

Diagrama RTL de Carta ASM.




Figura 1.5 Diagrama RTL de la Carta ASM

Diagrama lógico de Unidad de Control.




Figura 2 Diagrama lógico de la Unidad de Control.

Diagrama lógico del Arreglo.




Figura 2.1 Diagrama lógico del Arreglo.

Diagrama lógico del Contador.




Figura 2.3 Diagrama lógico del Contador.

Diagrama lógico del Decodificador.




Figura 2.4 Diagrama lógico del Decodificador.

Diagrama lógico del Multiplexor.




Figura 2.5 Diagrama lógico del Multiplexor.

Diagrama lógico de la Carta ASM.




Figura 2.6 Diagrama lógico de la Carta ASM.

Diagrama de Onda de la Unidad de Control.




Figura 3. Diagrama de Onda de la Unidad de Control.

Diagrama de Onda del Arreglo.




Figura 3.1 Diagrama de Onda del Arreglo.

Diagrama de Onda del Contador.




Figura 3.2 Diagrama de Onda del Contador.

Diagrama de Onda de la Carta ASM.




Figura 3.3 Diagrama de Onda de la Carta ASM.




Figura 3.4 Diagrama de Onda de la Carta ASM.




Figura 3.5 Diagrama de Onda de la Carta ASM.