



Práctica 9. Pila Hardware.

Nombre: Flores Castro Luis Antonio.

Arquitectura de Computadoras.

Profesora: Vega García Nayeli.

Código VHDL de Pila Hardware.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3. use IEEE.STD LOGIC arith.ALL;
4. use IEEE.STD LOGIC unsigned.ALL;
6. entity PilaH is
       generic( m : integer := 16;
7.
8.
                n : integer := 3); --3 bits de 0 a 7 binario
       Port ( pcIn : in STD LOGIC VECTOR (m-1 downto 0);
9.
10.
                    clk, clr, wPC, UP, DW : in STD LOGIC;
11.
                   pcOut : out STD LOGIC VECTOR (m-1 downto 0);
12.
                    stackP : out STD LOGIC VECTOR (n-
1 downto 0));
13.
        end PilaH;
14.
15.
       architecture Behavioral of PilaH is
            type contadores is array (0 to (2**n)-
16.
1) of STD LOGIC VECTOR (m-1 downto 0);
17.
            signal contador : contadores;
18.
        begin
19.
            process(clk, clr, contador)
20.
                variable auxp : integer range 0 to (2**n)-1;
21.
            begin
22.
                if (clr = '1') then
23.
                     auxp := 0;
24.
                     contador <= (others => (others => '0'));
25.
                elsif (rising edge(clk)) then
26.
                     if (wPC = '0') and UP = '0' and DW = '0') the
 n
27.
                         contador(auxp) <= contador(auxp) + 1;</pre>
                     elsif (wPC = '1' and UP = '0' and DW = '0')
28.
  then
29.
                         contador(auxp) <= pcIn;</pre>
                     elsif (wPC = '1' and UP = '1' and DW = '0')
30.
 then
31.
                         auxp := auxp + 1;
32.
                         if(auxp = 2**n) then
33.
                             auxp := 0;
34.
                         end if;
35.
                         contador(auxp) <= pcIn;</pre>
                     elsif (wPC = '0' and UP = '0' and DW = '1')
36.
  then
37.
                         auxp := auxp - 1;
38.
                         if (auxp = -1) then
39.
                             auxp := (2**n)-1;
40.
41.
                         contador(auxp) <= contador(auxp) + 1;</pre>
42.
                     end if;
                end if;
43.
```

Código VHDL Test-Bench de Pila Hardware.

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3. use IEEE.STD LOGIC arith.all;
4. use IEEE.STD LOGIC unsigned.ALL;
5. use IEEE.STD LOGIC TEXTIO.ALL;
6. use STD.TEXTIO.ALL;
7.
8. entity Tbpila is
9. end Tbpila;
10.
11.
      architecture Behavioral of Tbpila is
12.
           component PilaH is
13.
                Port (pcIn: in STD LOGIC VECTOR (15 downto 0);
14.
                       clk, clr, wPC, UP, DW : in STD LOGIC;
                       pcOut : out
  STD LOGIC VECTOR (15 downto 0);
16.
                       stackP : out
STD LOGIC VECTOR (2 downto 0));
17.
           end component;
18.
19.
           --signals
20.
           signal
pcIn : STD LOGIC VECTOR (15 downto 0) := (others => '0');
           signal clk, clr, wPC, UP, DW : STD LOGIC;
22.
            signal pcOut : STD LOGIC VECTOR (15 downto 0);
23.
            signal stackP: STD_LOGIC_VECTOR (2 downto 0);
24.
      begin
25.
            stack: PilaH
26.
            Port map (
27.
               pcIn => pcIn,
28.
                clk => clk,
29.
               clr => clr,
30.
               wPC => wPC
31.
                UP => UP,
32.
               DW => DW
               pcOut => pcOut,
33.
34.
                stackP => stackP
35.
           );
36.
37.
           reloj : process
38.
            begin
39.
                clk <= '0';
40.
                wait for 5 ns;
41.
                clk <= '1';
42.
                wait for 5 ns;
43.
            end process;
44.
45.
            process
```

```
46.
                file RES : TEXT;
47.
                variable L RE : line;
48.
                variable
vpcOut : STD LOGIC VECTOR (15 downto 0);
50.
                file STIMU : TEXT;
51.
                variable L E: line;
52.
                variable vpcIn : STD LOGIC VECTOR (15 downto 0);
53.
                variable vclr : STD LOGIC;
54.
                variable vwPC : STD LOGIC;
55.
                variable vUP : STD LOGIC;
56.
                variable vDW : STD LOGIC;
57.
                variable CADENA : string (1 to 2);
58.
           begin
59.
60.
                file open(STIMU, "C:\Users\Luis
  FC\Documents\Semestre 21-2\Arquitectura de Computadoras\Pila
  Hardware\ESTIMULOS.TXT", READ MODE);
                file open(RES, "C:\Users\Luis
  FC\Documents\Semestre 21-2\Arquitectura de Computadoras\Pila
  Hardware\RESULTADO.TXT", WRITE MODE);
62.
63.
                CADENA := "SP";
64.
                write(L RE, CADENA, LEFT,3);
65.
                CADENA := "PC";
66.
67.
                write(L RE, CADENA, LEFT, 5);
68.
69.
                writeline (RES, L RE);
70.
71.
                for i in 0 to 25 loop--26 Estimulos con reset
72.
                    readline(STIMU, L E);
73.
74.
                    Hread(L E, vpcIn);
75.
                    pcIn <= vpcIn;</pre>
76.
77.
                    read(L E, vclr);
78.
                    clr <= vclr;</pre>
79.
80.
                    read(L E, vwPC);
81.
                    wPC <= vwPC;
82.
83.
                    read(L E, vUP);
84.
                    UP <= vUP;
85.
86.
                    read(L E, vDW);
87.
                    DW <= vDW;
88.
                    wait until rising edge(clk);
89.
90.
                    wait for 0.1 ns;
91.
                    vpcOut := pcOut;
```

```
92.
93.
                    Hwrite(L_RE, stackP, left, 3);
94.
                    Hwrite(L RE, vpcOut, left, 5);
95.
96.
                    writeline(RES, L RE);
97.
                end loop;
98.
99.
                file_close(STIMU);
                file_close(RES);
100.
101.
                wait;
102.
            end process;
103.
        end Behavioral;
```

Diagrama lógico de la Pila Hardware.




Figura 1. Diagrama lógico de la Pila Hardware.

Diagrama RTL de la Pila Hardware.




Figura 1.1 Diagrama RTL de la Pila Hardware.

Simulación de Onda de la Pila Hardware.





Figura 1.2 Diagrama de Onda de la Pila Hardware.

Programa.



Memoria de Programa de los Programas.

```
0. Reset
1. LI R9, #0x23
2. LI R1, #0x839
3. ADD R1, R2, R3
4. CALL UNO
5. LI R9, #0x23
6. LI R1, #0x839
7. ADD R1, R2, R3
8. CALL DOS
9. B inicio lit=0
10.
        LI R9, #0x23
11.
        LI R1, #0x839
12.
        ADD R1, R2, R3
13.
        CALL TRES
14.
        RET
15.
        LI R9, #0x23
16.
        LI R1, #0x839
17.
        ADD R1, R2, R3
18.
        RET
19.
        LI R9, #0x23
20.
        LI R1, #0x839
21.
        ADD R1, R2, R3
        LI R9, #0x23
22.
23.
        LI R1, #0x839
24.
        ADD R1, R2, R3
25.
        RET
```

Archivo de estímulos de entrada de la Pila Hardware.




Figura 1.3 Archivo de Texto de estímulos de entrada de la Pila Hardware.

Archivo de salida de la Pila Hardware.




Figura 1.4 Archivo de resultado de la Pila Hardware generado al realizar el Test Bench.