



Instituto Politécnico Nacional
Escuela Superior de Computo



Práctica 7.
Archivo de Registros.

Nombre: Flores Castro Luis Antonio.

Arquitectura de Computadoras.

Profesora: Vega García Nayeli.

Código VHDL de Archivo de Registros.

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. use ieee.std_logic_arith.all;
4. use ieee.std_logic_unsigned.all;
5.
6. entity FileReg is
7.     Port( writeReg, readReg1, readReg2,
8.         shamt: in STD_LOGIC_VECTOR(3 downto 0);
9.         writeData: in STD_LOGIC_VECTOR(15 downto 0);
10.        clk,clr,wr,she,dir: in STD_LOGIC;
11.        readData1,
12.        readData2: out STD_LOGIC_VECTOR(15 downto 0));
13. end FileReg;
14.
15. architecture Behavioral of FileReg is
16.     type palabra is array (0 to 15) of std_logic_vector(15 d
17.ownto 0);
18.     signal banco : palabra;
19.     begin
20.         process(clk,clr)
21.             variable aux:std_logic_vector(15 downto 0);
22.             begin
23.                 if(clr='1')then
24.                     banco<= (others=>(others=>'0'));
25.                 elsif (rising_edge(clk))then
26.                     --escritura
27.                     if(wr='1' and she='0')then--carga
28.                         banco(conv_integer(writeReg))<=writeData
29. ;
30.                     elsif(wr='1' and she='1' and dir ='0')then --
31. corrimiento a la derecha
32.                     --aqui meter barrel shifter
33.                         aux:=banco(conv_integer(readReg1));
34.                         for i in 0 to 3 loop
35.                             for j in 0 to 15-2**i loop
36.                                 if shamt(i)='0' then
37.                                     aux(j):=aux(j);
38.                                 else
39.                                     aux(j):=aux(j+2**i);
40.                                 end if;
41.                             end loop;
42.                         for j in 15-2**i+1 to 15 loop
43.                             if shamt(i)='0' then
44.                                 aux(j):=aux(j);
45.                             else
46.                                 aux(j):='0';
47.                             end if;
48.                         end loop;
49.                     end loop;
```

```

45.         banco(conv_integer(writeReg))<=aux;
46.     elsif(wr='1' and she='1' and dir ='1') then
47.         --izquierda
48.         aux:=banco(conv_integer(readReg1));
49.         for i in 0 to 3 loop
50.             for j in 15 downto 2**i loop
51.                 if shamt(i)='0' then
52.                     aux(j):=aux(j);
53.                 else
54.                     aux(j):=aux(j-2**i);
55.                 end if;
56.             end loop;
57.             for j in 2**i-1 downto 0 loop
58.                 if shamt(i)='0' then
59.                     aux(j):=aux(j);
60.                 else
61.                     aux(j):='0';
62.                 end if;
63.             end loop;
64.         end loop;
65.         banco(conv_integer(writeReg))<=aux;
66.     end if;
67. end if;
68. end process;
69.
70. readData1<=banco(conv_integer(readReg1));
71. readData2<=banco(conv_integer(readReg2));
72.
73. end behavioral;

```

Código VHDL Test-Bench de Archivo de Registros.

```
1. library IEEE;
2. library STD;
3. use STD.TEXTIO.ALL;
4. use IEEE.STD_LOGIC_TEXTIO.ALL;
5. use IEEE.STD_LOGIC_1164.ALL;
6. use ieee.std_logic_arith.all;
7. use ieee.std_logic_unsigned.all;
8.
9. entity Tbreg is
10.     end Tbreg;
11.
12.     architecture Behavioral of Tbreg is
13.
14.         component FileReg is
15.             Port( writeReg, readReg1, readReg2,
16.                 shamt: in STD_LOGIC_VECTOR(3 downto 0);
17.                 writeData: in STD_LOGIC_VECTOR(15 downto
18.                 0);
19.                 clk,clr,wr,sh,dir: in STD_LOGIC;
20.                 readData1,
21.                 readData2: out STD_LOGIC_VECTOR(15 downto 0));
22.         end component;
23.
24.         --NUEVAS--
25.         signal wrD :STD_LOGIC_VECTOR(15 downto 0);--writeData
26.         signal wrReg:STD_LOGIC_VECTOR(3 downto 0);--writeReg
27.         signal readR1: STD_LOGIC_VECTOR(3 downto 0);--read1
28.         signal readR2: STD_LOGIC_VECTOR(3 downto 0);--read2
29.         signal sh: STD_LOGIC_VECTOR(3 downto 0);--shamt
30.         signal clk,clr,sh,wr,dir: STD_LOGIC;
31.
32.         signal readD2 : STD_LOGIC_VECTOR (15 downto 0);--
33.         readDatas
34.         signal readD1 : STD_LOGIC_VECTOR (15 downto 0);--
35.         salidas
36.
37.         begin
38.
39.         clock : process
40.             begin
41.                 clk <= '0';
42.                 wait for 5 ns;
43.                 clk <= '1';
44.                 wait for 5 ns;
45.             end process;
46.
47.         TestFR: FileReg
48.             Port map(
```

```

45.         writeReg => wrReg,
46.         readReg1 => readR1,
47.         readReg2 => readR2,
48.         shamt => sh,
49.         writeData => wrD,
50.         clk=>clk,
51.         clr=>clr,
52.         wr=>rw,
53.         she => she,
54.         dir => dir,
55.         readData1 => readD1,
56.         readData2 => readD2
57.     );
58.
59.     stimulators: process
60.         file RES : TEXT;
61.         variable L_RE : line;
62.         variable vrd1: STD_LOGIC_VECTOR(15 downto 0);--
salidas
63.         variable vrd2: STD_LOGIC_VECTOR(15 downto 0);--
salidas
64.
65.         file STIMU : TEXT;
66.         variable L_E : line;
67.         variable vclr: STD_LOGIC;
68.         variable vrR1:STD_LOGIC_VECTOR(3 downto 0);--
readReg
69.         variable vrR2: STD_LOGIC_VECTOR(3 downto 0);
70.         variable vshamt: STD_LOGIC_VECTOR(3 downto 0);
71.         variable vwrRe: STD_LOGIC_VECTOR(3 downto 0);
72.         variable vwd: STD_LOGIC_VECTOR(15 downto 0);
73.         variable vwr: STD_LOGIC;
74.         variable vshe: STD_LOGIC;
75.         variable vdir: STD_LOGIC;
76.
77.         --lectura de cadenas
78.         variable CADENA: STRING(1 to 5);
79.
80.         begin
81.             file_open(STIMU, "C:\Users\Luis
FC\Documents\Semestre 21-2\Arquitectura de
Computadoras\AR2\ESTIMULOS.TXT", READ_MODE);
82.             file_open(RES,"C:\Users\Luis
FC\Documents\Semestre 21-2\Arquitectura de
Computadoras\AR2\RESULTADO.TXT", WRITE_MODE);
83.
84.             CADENA:= "RR1  ";
85.             write(L_RE,CADENA,left,1);
86.             CADENA:= "RR2  ";
87.             write(L_RE,CADENA,left,1);
88.             CADENA:= "SHAMT";
89.             write(L_RE,CADENA,left,6);

```

```

90.         CADENA:= "WREG ";
91.         write(L_RE,CADENA,left,1);
92.         CADENA:= "WD  ";
93.         write(L_RE,CADENA,left,1);
94.         CADENA:= "CLR  ";
95.         write(L_RE,CADENA,left,1);
96.         CADENA:= "WR   ";
97.         write(L_RE,CADENA,left,1);
98.         CADENA:= "SHE  ";
99.         write(L_RE,CADENA,left,1);
100.        CADENA:= "DIR  ";
101.        write(L_RE,CADENA,left,1);
102.        CADENA:= "RD1  ";
103.        write(L_RE,CADENA,left,2);
104.        CADENA:= "RD2  ";
105.        write(L_RE,CADENA,left,2);
106.        writeline(RES,L_RE);
107.
108.        wait for 80ns;
109.
110.        FOR i in 0 to 11 loop
111.            readline(STIMU,L_E);
112.            hread(L_E,vrR1);
113.            readR1<=vrR1;
114.
115.            hread(L_E,vrR2);
116.            readR2<=vrR2;
117.
118.            hread(L_E,vshamt);
119.            sh<=vshamt;
120.
121.            hread(L_E,vwrRe);
122.            wrReg<=vwrRe;
123.
124.            hread(L_E,vwd);
125.            wrD<=vwd;
126.
127.            read(L_E, vclr);
128.            clr<=vclr;
129.
130.            read(L_E, vwr);
131.            rw<=vwr;
132.
133.            read(L_E, vshe);
134.            she<=vshe;
135.
136.            read(L_E,vdir);
137.            dir<=vdir;
138.
139.            wait until rising_edge(clk);
140.
141.            vrd1:=readD1;

```


```

142.         vrd2:=readD2;
143.
144.         hwrite(L_RE, vrR1, left, 5);
145.         hwrite(L_RE, vrR2, left, 5);
146.         hwrite(L_RE, vshamt, left, 6);
147.         hwrite(L_RE, vwrRe, left, 5);
148.         hwrite(L_RE, vwd, left, 5);
149.         write(L_RE, vclr, left, 5);
150.         write(L_RE, vwr, left, 5);
151.         write(L_RE, vshe, left, 5);
152.         write(L_RE, vdir, left, 5);
153.         hwrite(L_RE, vrd1, left, 5);
154.         hwrite(L_RE, vrd2, left, 5);
155.
156.         writeline(RES,L_RE);
157.         end loop;
158.         file_close(STIMU);
159.         file_close(RES);
160.
161.         wait;
162.         end process;
163. end Behavioral;

```

Estímulos ingresados al Archivo de Registros.


1. Reset
2. Banco[1] = 89
3. Banco[2] = 72
4. Banco[3] = 123
5. Banco[4] = 53
6. Leer Banco[1] y Banco[2]
7. Leer Banco[3] y Banco[4]
8. Banco[2] = Banco[1] << 3
9. Banco[4] = Banco[3] >> 5
10. Leer Banco[1] y Banco[2]
11. Leer Banco[3] y Banco[4]
12. Reset

 ESTIMULOS: Bloc de notas

Archivo	Edición	Formato
0 0 0 0	0000	1 0 0 0
0 0 0 1	0059	0 1 0 0
0 0 0 2	0048	0 1 0 0
0 0 0 3	007B	0 1 0 0
0 0 0 4	0035	0 1 0 0
1 2 0 0	0000	0 0 0 0
3 4 0 0	0000	0 0 0 0
1 0 3 2	0000	0 1 1 1
3 0 5 4	0000	0 1 1 0
1 2 0 0	0000	0 0 0 0
3 4 0 0	0000	0 0 0 0
0 0 0 0	0000	1 0 0 0

Figura 1. Estímulos ingresados por medio de archivo de textos a Test Bench.

Resultados obtenidos mediante la simulación del Test Bench del Archivo de Registros.

 *RESULTADO: Bloc de notas

Archivo	Edición	Formato	Ver	Ayuda						
RR1	RR2	SHAMT	WREG	WD	CLR	WR	SHE	DIR	RD1	RD2
0	0	0	0	0000	1	0	0	0	0000	0000
0	0	0	1	0059	0	1	0	0	0000	0000
0	0	0	2	0048	0	1	0	0	0000	0000
0	0	0	3	007B	0	1	0	0	0000	0000
0	0	0	4	0035	0	1	0	0	0000	0000
1	2	0	0	0000	0	0	0	0	0059	0048
3	4	0	0	0000	0	0	0	0	007B	0035
1	0	3	2	0000	0	1	1	1	0059	0000
3	0	5	4	0000	0	1	1	0	007B	0000
1	2	0	0	0000	0	0	0	0	0059	02C8
3	4	0	0	0000	0	0	0	0	007B	0003
0	0	0	0	0000	1	0	0	0	0000	0000

Figura 1.1. Estímulos ingresados por medio de archivo de textos a Test Bench.

Diagrama RTL.




Figura 2. Circuito esquemático del Archivo de Registros.




Figura 2.1 Circuito esquemático del Archivo de Registros (expandido).




Figura 2.2 Circuito esquemático del Archivo de Registros (expandido parte Barrel Shifter).

Diagrama RTL.




Figura 2.3. Circuito lógico del Archivo de Registros.

Diagrama de Onda del Archivo de Registros.




Figura 3. Simulación del Test-Bench del Archivo de Registros.