


Universidad de Ingeniería y Tecnología

ARQUITECTURA DE COMPUTADORAS

Multi-cycle Processor Implementation



 $Entrega\ del\ Laboratorio\ N°6$

Integrantes:

Méndez Lázaro, Luis Fernando ($100\,\%$ de participación) Mora Huamanchay, Angel Obed ($100\,\%$ de participación) Wong Orrillo, Jose Francisco ($100\,\%$ de participación)

1. Main FSM output table

En esta sección se muestra la tabla de los outputs de cada estado del main FSM dentro de nuestro controller. Esta tabla fue realizada con la figura 3 de la guía del Laboratorio 6.

| State (name) | NextPC | Branch | MemW | ${ m RegW}$ | IRWrite | AdrSrc | ResultSrc | m ALUSrcA | | m ALUSrcB | ALUOp | FSM Control Word |
|--------------|--------|--------|------|-------------|---------|--------|-----------|-----------|---|-----------|-------|------------------|
| 0 (Fetch) | 1 | 0 | 0 | 0 | 1 | 0 | 10 | 0 | 1 | 10 | 0 | 0x114C |
| 1 (Decode) | 0 | 0 | 0 | 0 | 0 | 0 | 10 | 0 | 1 | 10 | 0 | 0x004C |
| 2 (MemAdr) | 0 | 0 | 0 | 0 | 0 | 0 | 00 | 0 | 0 | 01 | 0 | 0x0002 |
| 3 (MemRead) | 0 | 0 | 0 | 0 | 0 | 1 | 00 | 0 | 0 | 00 | 0 | 0x0080 |
| 4 (MemWB) | 0 | 0 | 0 | 1 | 0 | 0 | 01 | 0 | 0 | 00 | 0 | 0x0220 |
| 5 (MemWrite) | 0 | 0 | 1 | 0 | 0 | 1 | 00 | 0 | 0 | 00 | 0 | 0x0480 |
| 6 (ExecuteR) | 0 | 0 | 0 | 0 | 0 | 0 | 00 | 0 | 0 | 00 | 1 | 0x0001 |
| 7 (ExecuteI) | 0 | 0 | 0 | 0 | 0 | 0 | 00 | 0 | 0 | 01 | 1 | 0x0003 |
| 8 (ALUWB) | 0 | 0 | 0 | 1 | 0 | 0 | 00 | 0 | 0 | 00 | 0 | 0x0200 |
| 9 (Branch) | 0 | 1 | 0 | 0 | 0 | 0 | 10 | 1 | 0 | 01 | 0 | 0x0852 |

Cuadro 1: Output table for main ${\rm FSM}$

2. Multicycle Verilog code

En esta sección se muestra el código de cada módulo que compone el controller de nuestro multicycle processor. El código fuente se encuentra en el archivo controller.v en el entregable.

2.1. controller

```
2 module controller (
    clk,
    reset,
4
    Instr,
    ALUFlags,
    PCWrite,
    MemWrite,
    RegWrite,
9
10
    IRWrite,
    AdrSrc,
11
    RegSrc,
12
    ALUSrcA,
13
14
    ALUSTCB,
15
    ResultSrc,
    ImmSrc,
16
17
    ALUControl
18);
    input wire clk;
19
    input wire reset;
20
    input wire [31:12] Instr;
21
    input wire [3:0] ALUFlags;
23
    output wire PCWrite;
24
    output wire MemWrite;
25
    output wire RegWrite;
26
27
    output wire IRWrite;
    output wire AdrSrc;
28
29
    output wire [1:0] RegSrc;
    output wire [1:0] ALUSrcA;
30
31
    output wire [1:0] ALUSrcB;
    output wire [1:0] ResultSrc;
32
    output wire [1:0] ImmSrc;
33
    output wire [1:0] ALUControl;
34
35
    wire [1:0] FlagW;
37
    wire PCS;
    wire NextPC;
38
    wire RegW;
39
    wire MemW;
40
41
    decode dec(
     .clk(clk),
42
       .reset(reset),
43
44
      .Op(Instr[27:26]),
      .Funct(Instr[25:20]),
45
      .Rd(Instr[15:12]),
       .FlagW(FlagW),
47
48
       .PCS(PCS),
       .NextPC(NextPC),
49
      .RegW(RegW),
50
51
       .MemW(MemW),
       .IRWrite(IRWrite),
52
53
       .AdrSrc(AdrSrc),
       .ResultSrc(ResultSrc),
54
       .ALUSrcA(ALUSrcA),
55
       .ALUSrcB(ALUSrcB),
56
       .ImmSrc(ImmSrc),
57
       .RegSrc(RegSrc),
       .ALUControl(ALUControl)
59
    );
60
    condlogic cl(
61
62
       .clk(clk),
   .reset(reset),
```

```
.Cond(Instr[31:28]),
64
65
       .ALUFlags(ALUFlags),
      .FlagW(FlagW),
66
      .PCS(PCS),
67
      .NextPC(NextPC),
68
      .RegW(RegW),
69
70
       .MemW(MemW),
71
      .PCWrite(PCWrite),
      .RegWrite(RegWrite),
72
      .MemWrite(MemWrite)
73
   );
74
75 endmodule
76
```

2.2. decode

```
2 module decode (
3 clk,
4
    reset,
    Op,
5
    Funct,
6
    Rd,
    FlagW,
8
9
    PCS,
    NextPC,
10
    RegW,
11
    MemW,
12
    IRWrite,
13
14
    AdrSrc,
    ResultSrc,
15
    ALUSrcA,
16
    ALUSrcB,
17
    ImmSrc,
18
19
    RegSrc,
    ALUControl
20
21 );
   input wire clk;
22
23
    input wire reset;
    input wire [1:0] Op;
24
   input wire [5:0] Funct;
25
   input wire [3:0] Rd;
    output reg [1:0] FlagW;
27
    output wire PCS;
28
    output wire NextPC;
29
    output wire RegW;
30
31
    output wire MemW;
    output wire IRWrite;
32
    output wire AdrSrc;
33
    output wire [1:0] ResultSrc;
34
    output wire [1:0] ALUSrcA;
35
    output wire [1:0] ALUSrcB;
36
    output wire [1:0] ImmSrc;
output reg [1:0] RegSrc;
37
38
    output reg [1:0] ALUControl;
39
    wire Branch;
40
    wire ALUOp;
41
42
    // Main FSM
43
    mainfsm fsm(
44
     .clk(clk),
45
       .reset(reset),
46
     .Op(Op),
47
48
       .Funct(Funct),
      .IRWrite(IRWrite),
49
50
      .AdrSrc(AdrSrc),
       .ALUSrcA(ALUSrcA),
51
       .ALUSrcB(ALUSrcB),
52
   .ResultSrc(ResultSrc),
53
```

```
.NextPC(NextPC),
54
55
       .RegW(RegW),
       .MemW(MemW),
56
      .Branch(Branch),
57
58
       .ALUOp(ALUOp)
59
60
    // ALU Decoder
61
    always @(*)
62
      if (ALUOp) begin
63
        case (Funct[4:1])
64
          4'b0100: ALUControl = 2'b00; // ADD
65
           4'b0010: ALUControl = 2'b01; // SUB
66
          4'b0000: ALUControl = 2'b10; // AND
67
          4'b1100: ALUControl = 2'b11; // ORR
68
          default: ALUControl = 2'bxx;
69
70
         endcase
        FlagW[1] = Funct[0];
71
        FlagW[0] = Funct[0] & ((ALUControl == 2'b00) | (ALUControl == 2'b01));
72
73
74
      else begin
        ALUControl = 2'b00;
75
        FlagW = 2'b00;
76
77
      end
78
79
    // PC Logic
    assign PCS = ((Rd == 4'b1111) & RegW) | Branch;
80
81
82
    // Instr Decoder
    assign ImmSrc = Op;
83
    always @(*)
84
      case (Op)
85
86
        2'b00: RegSrc = 2'b00;
        2'b01: RegSrc = 2'b10;
87
        2'b10: RegSrc = 2'b01;
88
89
        default: RegSrc = 2'bxx;
      endcase
90
91 endmodule
92
93
```

2.3. condlogic

```
2 module condlogic (
    clk,
    reset,
4
    Cond,
    ALUFlags,
6
    FlagW,
7
    PCS,
    NextPC,
9
10
    RegW,
    MemW,
11
12
    PCWrite,
    RegWrite,
13
    MemWrite
14
15);
    input wire clk;
16
    input wire reset;
17
    input wire [3:0] Cond;
18
    input wire [3:0] ALUFlags;
19
    input wire [1:0] FlagW;
20
    input wire PCS;
21
22
     input wire NextPC;
    input wire RegW;
23
    input wire MemW;
24
    output wire PCWrite;
25
    output wire RegWrite;
26
output wire MemWrite;
```

```
wire [1:0] FlagWrite;
wire [3:0] Flags;
    wire CondEx;
30
31
    flopenr #(2) flagreg1(
32
     .clk(clk),
33
34
       .reset(reset),
       .en(FlagWrite[1]),
35
      .d(ALUFlags[3:2]),
36
      .q(Flags[3:2])
37
38
39
    flopenr #(2) flagreg0(
40
     .clk(clk),
41
       .reset(reset),
42
       .en(FlagWrite[0]),
43
44
       .d(ALUFlags[1:0]),
      .q(Flags[1:0])
45
    );
46
47
    condcheck cc(
48
      .Cond(Cond),
49
50
       .Flags(Flags),
       .CondEx(CondEx)
51
52
53
    // Delay writing flags until ALUWB state
54
    flopr #(2) flagwritereg(
55
56
      .clk(clk),
       .reset(reset),
57
58
       .d(FlagW & {2 {CondEx}}),
       .q(FlagWrite)
59
60
61
    assign FlagWrite = FlagW & {2 {CondEx}};
62
    assign RegWrite = RegW & CondEx;
63
   assign MemWrite = MemW & CondEx;
64
    assign PCWrite = (PCS & CondEx) | NextPC;
65
67 endmodule
```

2.4. mainfsm

```
2 module mainfsm (
3 clk,
   reset,
    Op,
5
    Funct,
6
    IRWrite,
    AdrSrc,
    ALUSrcA,
9
    ALUSTCB,
10
11
    ResultSrc,
    NextPC,
12
    RegW,
13
14
    MemW,
15
    Branch,
16
    ALUOp
17);
   input wire clk;
18
    input wire reset;
19
    input wire [1:0] Op;
input wire [5:0] Funct;
20
21
    output wire IRWrite;
22
    output wire AdrSrc;
23
    output wire [1:0] ALUSrcA;
24
    output wire [1:0] ALUSrcB;
25
output wire [1:0] ResultSrc;
```

```
output wire NextPC;
27
28
    output wire RegW;
    output wire MemW;
29
    output wire Branch;
30
31
    output wire ALUOp;
    reg [3:0] state;
32
    reg [3:0] nextstate;
33
    reg [12:0] controls;
34
35
    localparam [3:0] FETCH = 0;
36
    localparam [3:0] DECODE = 1;
37
38
     localparam [3:0] MEMADR = 2;
    localparam [3:0] MEMRD = 3;
39
    localparam [3:0] MEMWB = 4;
40
    localparam [3:0] MEMWR = 5;
41
    localparam [3:0] EXECUTER = 6;
42
43
     localparam [3:0] EXECUTEI = 7;
     localparam [3:0] ALUWB = 8;
44
     localparam [3:0] BRANCH = 9;
45
    localparam [3:0] UNKNOWN = 10;
46
47
    // state register
48
    always @(posedge clk or posedge reset)
49
       if (reset)
50
         state <= FETCH;
51
52
       else
         state <= nextstate;</pre>
53
54
55
      // next state logic
    always @(*)
56
      casex (state)
57
        FETCH: nextstate = DECODE;
58
59
         DECODE:
60
           case (Op)
             2'b00:
61
               if (Funct[5])
62
                 nextstate = EXECUTEI;
63
64
                 nextstate = EXECUTER;
65
             2'b01: nextstate = MEMADR;
66
67
             2'b10: nextstate = BRANCH;
             default: nextstate = UNKNOWN;
68
69
70
         EXECUTER: nextstate = ALUWB;
         EXECUTEI: nextstate = ALUWB;
71
72
         MEMADR:
           if (Funct[0]) nextstate = MEMRD; // LDR
73
74
           else nextstate = MEMWR; // STR
         MEMRD: nextstate = MEMWB;
75
76
         default: nextstate = FETCH;
77
       endcase
78
     // state-dependent output logic
79
    always @(*)
80
81
       case (state)
         FETCH: controls = 13'b1000101001100;
82
         DECODE: controls = 13'b0000001001100;
83
84
         EXECUTER: controls = 13'b000000000001;
         EXECUTEI: controls = 13'b000000000011;
85
         ALUWB: controls = 13'b000100000000;
86
         MEMADR: controls = 13'b000000000010;
87
         MEMWR: controls = 13'b0010010000000; // MemWrite
88
         MEMRD: controls = 13'b0000010000000; // MemRead
89
         MEMWB: controls = 13'b0001000100000;
90
91
         BRANCH: controls = 13'b0100001010010;
         default: controls = 13'bxxxxxxxxxxxx;
92
93
     assign {NextPC, Branch, MemW, RegW, IRWrite, AdrSrc, ResultSrc, ALUSrcA, ALUSrcB,
      ALUOp} = controls;
95 endmodule
```

3. controller-tb.v testbench module

En esta sección se muestra el código del testbench que se ha diseñado para el controller del procesador multicycle de este laboratorio. El código se encuentra dentro del archivo controller_tb.v dentro del entregable.

```
'include "controller.v"
3 'timescale 1ns / 1ps
  module controller_tb;
      // inputs
      reg clk;
      reg reset;
      reg [31:12] Instr;
9
      reg [3:0] ALUFlags;
      // outputs
12
13
      wire PCWrite;
      wire MemWrite;
14
15
      wire RegWrite;
      wire IRWrite;
16
      wire AdrSrc;
17
      wire [1:0] RegSrc;
18
      wire [1:0] ALUSrcA;
19
20
      wire [1:0] ALUSrcB;
      wire [1:0] ResultSrc;
21
      wire [1:0] ImmSrc;
22
      wire [1:0] ALUControl;
23
24
    controller c(
26
      .clk(clk),
       .reset(reset),
28
      .Instr(Instr),
29
30
       .ALUFlags(ALUFlags),
      .PCWrite(PCWrite),
31
32
      .MemWrite(MemWrite),
      .RegWrite(RegWrite),
33
34
       .IRWrite(IRWrite),
       .AdrSrc(AdrSrc),
35
      .RegSrc(RegSrc),
36
       .ALUSrcA(ALUSrcA),
37
       .ALUSrcB(ALUSrcB),
38
       .ResultSrc(ResultSrc),
39
       .ImmSrc(ImmSrc),
40
41
       .ALUControl (ALUControl)
    );
42
43
44
      initial begin
45
       $dumpfile("controller_tb.vcd");
46
47
      $dumpvars;
          reset <= 1; #10 ; reset <= 0;
48
49
50
51
      always begin
           clk <= 1; #5; clk <= 0; #5;
52
53
54
    initial begin
55
          #10;
           // 20'b11100000010011110000
57
           Instr = 20'b11100000010011110000;
                                                 // MAIN
                                                              SUB RO, R15, R15
                                                                                     ; RO = 0
58
           ALUFlags = 4'b0100;
59
60
61
           #40;
           Instr = 20'b11100010100000000010;
                                                              ADD R2, R0, #5
                                                                                     ; R2 = 5
62
           ALUFlags = 4'b0000;
63
           #40;
64
          Instr = 20'b11100010100000000011; // ADD R3, R0, #12 ; R3 = 12
65
```

```
ALUFlags = 4'b0000;
66
67
           #40;
           Instr = 20'b11100010010000110111;
                                                            SUB R7, R3, #9
                                                                                  ; R7 = 3
                                                11
68
           ALUFlags = 4'b0000;
69
70
           #40;
           Instr = 20'b11100001100001110100;
                                                11
                                                            ORR R4, R7, R2
                                                                                  ; R4 = 3
71
       OR 5 = 7
           ALUFlags = 4'b0000;
72
           #40:
73
           Instr = 20'b1110000000000110101;
74
                                                11
                                                            AND R5, R3, R4
                                                                                 ; R5 = 12
       AND 7 = 4
75
           ALUFlags = 4'b0000;
           #40;
76
           Instr = 20'b11100000100001010101;
                                                            ADD R5, R5, R4
                                                                                 ; R5 = 4 +
77
        7 = 11
           ALUFlags = 4'b0000;
78
79
           #40;
           Instr = 20'b11100000010101011000;
                                                11
                                                            SUBS R8, R5, R7
                                                                                 : R8 <= 11
80
        -3 = 8, set Flags
          ALUFlags = 4'b0010;
81
           #40;
82
           Instr = 20'b0000101000000000000;
                                                11
                                                            BEQ END
83
                                                                               : shouldn't
       be taken
           ALUFlags = 4'b0000;
84
           #30;
85
           Instr = 20'b11100000010100111000;
                                                11
                                                            SUBS R8, R3, R4
86
       -7 = 5
           ALUFlags = 4'b0000;
87
           #40;
88
           BGE AROUND
                                                11
                                                                               : should be
89
          ALUFlags = 4'b0000;
90
           #30;
91
           Instr = 20'b1110001010000000101;
92
                                                11
                                                            ADD R5, R0, #0
                                                                                 ; should
       be skipped
           ALUFlags = 4'b0000;
93
           #40:
94
          Instr = 20'b11100000010101111000;
                                                // AROUND
                                                            SUBS R8, R7, R2
95
                                                                                 : R8 = 3 -
        5 = -2, set Flags
           ALUFlags = 4'b1000;
96
           #40;
97
           Instr = 20'b10110010100001010111;
                                                11
                                                            ADDLT R7, R5, #1
                                                                                 ; R7 = 11
98
       + 1 = 12
99
           ALUFlags = 4'b0000;
           #40:
100
101
           Instr = 20'b11100000010001110111;
                                                11
                                                            SUB R7, R7, R2
                                                                                 ; R7 = 12
       -5 = 7
102
           ALUFlags = 4'b0000;
           #40;
           Instr = 20'b11100101100000110111;
                                                            STR R7, [R3, #84]
104
       [12+84] = 7
           ALUFlags = 4'b0000;
           #40;
106
           Instr = 20'b11100101100100000010;
                                                11
                                                            LDR R2, [R0, #96]
                                                                                 : R2 = mem
107
           ALUFlags = 4'b0000;
108
           #50;
109
           Instr = 20'b11100000100011111111;
                                                            ADD R15, R15, R0 ; PC <- PC +
110
                                                11
        8 (skips next)
           ALUFlags = 4'b0000;
111
112
           #40:
           Instr = 20'b11100010100000000010;
                                                11
                                                            ADD R2, R0, #14
                                                                                 ; shouldn'
       t happen
           ALUFlags = 4'b0000;
114
115
           11
                                                            B END
116
                                                                                 : alwavs
117
           ALUFlags = 4'b0000;
           #30;
118
           Instr = 20'b11100010100000000010;
                                               //
                                                            ADD R2, R0, #13
                                                                                 ; shouldn'
119
       t happen
```

```
ALUFlags = 4'b0000;
120
        #40;
121
       122
     happen
       ALUFlags = 4'b0000;
123
        #40;
124
        Instr = 20'b11100101100000000010; // END STR R2, [R0, #100] ; mem[100]
125
       ALUFlags = 4'b0000;
126
       #40;
127
       $finish;
128
     end
129
130 endmodule
131
132
```

4. Simulation waveform

En esta sección, primero daremos una explicación de nuestras suposiciones acerca del funcionamiento de cada tipo de instrucción ARM Assembly presente en nuestro testbench. Al final, mostraremos las formas de onda de cada instrucción.

4.1. Assumptions

4.1.1. Data Processing Instrutions

Para una instrucción de Data Processing nuestro procesador requiere de 4 ciclos para ejecutarla correctamente, y los estados por los que pasa el Main FSM dependen de si utiliza immediates o no.

Si solo toma registros, el Main FSM debería pasar por S0 (Fetch), S1 (Decode), S6 (ExecuteR) y S8 (ALUWB).

Si toma immediates, el Main FSM debería pasar por S0 (Fetch), S1 (Decode), S7 (ExecuteI) y S8 (ALUWB).

4.1.2. Memory Instructions

Los ciclos que requiere el procesador y los estados por los que pasa el Main FSM dependen de qué instrucción de memoria sea la que ejecute.

Para una instrucción STR nuestro procesador requiere de 4 ciclos para ejecutarla correctamente, y el Main FSM debería pasar por los siguientes estados: S0 (Fetch), S1 (Decode), S2 (MemAdr) y S5 (MemWrite).

Para una instrucción LDR nuestro procesador requiere de 5 ciclos para ejecutarla correctamente, y el Main FSM debería pasar por los siguientes estados: S0 (Fetch), S1 (Decode), S2 (MemAdr) y S3 (MemRead) y S4 (MemWB).

4.1.3. Branch Instruction

Para una instrucción de Branch nuestro procesador requiere de 3 ciclos para ejecutarla correctamente, y el Main FSM debería pasar por los siguientes estados: S0 (Fetch), S1 (Decode) y S9 (Branch).

Para verificar el correcto funcionamiento de nuestro controller, se verificará que cada señal mostrada en las formas de onda de cada instrucción corresponda con nuestras suposiciones guiándonos de la tabla de outputs de la primera sección.

4.2. Waveforms

A continuación, se mostrarán las waveforms producidas por el controller al ejecutar las instrucciones dentro del memfile.dat para corroborar el correcto funcionamiento de nuestro controller. No obstante, se adjunta un video dentro del entregable donde se visualiza de forma completa las señales producidas.

4.2.1. MAIN SUB R0, R15, R15




Figura 1: Simulated waveform for the instruction

4.2.2. ADD R2, R0, #5



Figura 2: Simulated waveform for the instruction

4.2.3. ADD R3, R0, #12




Figura 3: Simulated waveform for the instruction

4.2.4. SUB R7, R3, #9




Figura 4: Simulated waveform for the instruction

4.2.5. ORR R4, R7, R2




Figura 5: Simulated waveform for the instruction

4.2.6. AND R5, R3, R4




Figura 6: Simulated waveform for the instruction

4.2.7. ADD R5, R5, R4




Figura 7: Simulated waveform for the instruction

4.2.8. SUBS R8, R5, R7




Figura 8: Simulated waveform for the instruction

4.2.9. BEQ END




Figura 9: Simulated waveform for the instruction

4.2.10. SUBS R8, R3, R4




Figura 10: Simulated waveform for the instruction $\,$

4.2.11. BGE AROUND




Figura 11: Simulated waveform for the instruction

4.2.12. ADD R5, R0, #0




Figura 12: Simulated waveform for the instruction

4.2.13. AROUND SUBS R8, R7, R2




Figura 13: Simulated waveform for the instruction

4.2.14. ADDLT R7, R5, #1




Figura 14: Simulated waveform for the instruction

4.2.15. SUB R7, R7, R2



Figura 15: Simulated waveform for the instruction

4.2.16. STR R7, [R3, #84]




Figura 16: Simulated waveform for the instruction

4.2.17. LDR R2, [R0, #96]




Figura 17: Simulated waveform for the instruction

4.2.18. ADD R15, R15, R0




Figura 18: Simulated waveform for the instruction

4.2.19. ADD R2, R0, #14




Figura 19: Simulated waveform for the instruction

4.2.20. B END




Figura 20: Simulated waveform for the instruction

4.2.21. ADD R2, R0, #13



Figura 21: Simulated waveform for the instruction

4.2.22. ADD R2, R0, #10




Figura 22: Simulated waveform for the instruction

4.2.23. END STR R2, [R0, #100]



Figura 23: Simulated waveform for the instruction

5. Conclusiones

Finalmente, presentamos las siguientes conclusiones:

- Por medio de código Verilog se logró implementar un controller (unidad de control) para un multicycle processor capaz producir distintas señales para cada tipo instrucción ARM y sus respectivas etapas de ejecución.
- Se verifica el correcto funcionamiento de nuestro controller a través de un testbench que genera señales input Instr y ALUFlags.
- Las formas de onda producidas durante la simulación por cada instrucción coindicen con las suposiciones y corroboran el adecuado funcionamiento de los submódulos del controller como el Main FSM.