




Universidad de Ingeniería y Tecnología

ARQUITECTURA DE COMPUTADORAS

# MULTI-CYCLE PROCESSOR IMPLEMENTATION



*Entrega del Laboratorio N°6*

Integrantes:

Méndez Lázaro, Luis Fernando (100 % de participación)  
Mora Huamanchay, Angel Obed (100 % de participación)  
Wong Orrillo, Jose Francisco (100 % de participación)

5 de Noviembre de 2022

## 1. Main FSM output table

En esta sección se muestra la tabla de los outputs de cada estado del main FSM dentro de nuestro controller. Esta tabla fue realizada con la figura 3 de la guía del Laboratorio 6.

State (name)	NextPC	Branch	MemW	RegW	IRWrite	AdrSrc	ResultSrc	ALUSrcA		ALUSrcB	ALUOp	FSM Control Word
0 (Fetch)	1	0	0	0	1	0	10	0	1	10	0	0x114C
1 (Decode)	0	0	0	0	0	0	10	0	1	10	0	0x004C
2 (MemAdr)	0	0	0	0	0	0	00	0	0	01	0	0x0002
3 (MemRead)	0	0	0	0	0	1	00	0	0	00	0	0x0080
4 (MemWB)	0	0	0	1	0	0	01	0	0	00	0	0x0220
5 (MemWrite)	0	0	1	0	0	1	00	0	0	00	0	0x0480
6 (ExecuteR)	0	0	0	0	0	0	00	0	0	00	1	0x0001
7 (ExecuteI)	0	0	0	0	0	0	00	0	0	01	1	0x0003
8 (ALUWB)	0	0	0	1	0	0	00	0	0	00	0	0x0200
9 (Branch)	0	1	0	0	0	0	10	1	0	01	0	0x0852

Cuadro 1: Output table for main FSM

## 2. Multicycle Verilog code

En esta sección se muestra el código de cada módulo que compone el controller de nuestro multicycle processor. El código fuente se encuentra en el archivo controller.v en el entregable.

### 2.1. controller

```
1
2 module controller (
3     clk,
4     reset,
5     Instr,
6     ALUFlags,
7     PCWrite,
8     MemWrite,
9     RegWrite,
10    IRWrite,
11    AddrSrc,
12    RegSrc,
13    ALUSrcA,
14    ALUSrcB,
15    ResultSrc,
16    ImmSrc,
17    ALUControl
18 );
19 input wire clk;
20 input wire reset;
21 input wire [31:12] Instr;
22 input wire [3:0] ALUFlags;
23
24 output wire PCWrite;
25 output wire MemWrite;
26 output wire RegWrite;
27 output wire IRWrite;
28 output wire AddrSrc;
29 output wire [1:0] RegSrc;
30 output wire [1:0] ALUSrcA;
31 output wire [1:0] ALUSrcB;
32 output wire [1:0] ResultSrc;
33 output wire [1:0] ImmSrc;
34 output wire [1:0] ALUControl;
35
36 wire [1:0] FlagW;
37 wire PCS;
38 wire NextPC;
39 wire RegW;
40 wire MemW;
41 decode dec(
42     .clk(clk),
43     .reset(reset),
44     .Op(Instr[27:26]),
45     .Funct(Instr[25:20]),
46     .Rd(Instr[15:12]),
47     .FlagW(FlagW),
48     .PCS(PCS),
49     .NextPC(NextPC),
50     .RegW(RegW),
51     .MemW(MemW),
52     .IRWrite(IRWrite),
53     .AddrSrc(AddrSrc),
54     .ResultSrc(ResultSrc),
55     .ALUSrcA(ALUSrcA),
56     .ALUSrcB(ALUSrcB),
57     .ImmSrc(ImmSrc),
58     .RegSrc(RegSrc),
59     .ALUControl(ALUControl)
60 );
61 condlogic cl(
62     .clk(clk),
63     .reset(reset),
```

```

64     .Cond(Instr[31:28]),
65     .ALUFlags(ALUFlags),
66     .FlagW(FlagW),
67     .PCS(PCS),
68     .NextPC(NextPC),
69     .RegW(RegW),
70     .MemW(MemW),
71     .PCWrite(PCWrite),
72     .RegWrite(RegWrite),
73     .MemWrite(MemWrite)
74 );
75 endmodule
76
77

```

## 2.2. decode

```

1
2 module decode (
3     clk,
4     reset,
5     Op,
6     Funct,
7     Rd,
8     FlagW,
9     PCS,
10    NextPC,
11    RegW,
12    MemW,
13    IRWrite,
14    AddrSrc,
15    ResultSrc,
16    ALUSrcA,
17    ALUSrcB,
18    ImmSrc,
19    RegSrc,
20    ALUControl
21 );
22     input wire clk;
23     input wire reset;
24     input wire [1:0] Op;
25     input wire [5:0] Funct;
26     input wire [3:0] Rd;
27     output reg [1:0] FlagW;
28     output wire PCS;
29     output wire NextPC;
30     output wire RegW;
31     output wire MemW;
32     output wire IRWrite;
33     output wire AddrSrc;
34     output wire [1:0] ResultSrc;
35     output wire [1:0] ALUSrcA;
36     output wire [1:0] ALUSrcB;
37     output wire [1:0] ImmSrc;
38     output reg [1:0] RegSrc;
39     output reg [1:0] ALUControl;
40     wire Branch;
41     wire ALUOp;
42
43     // Main FSM
44     mainfsm fsm(
45         .clk(clk),
46         .reset(reset),
47         .Op(Op),
48         .Funct(Funct),
49         .IRWrite(IRWrite),
50         .AddrSrc(AddrSrc),
51         .ALUSrcA(ALUSrcA),
52         .ALUSrcB(ALUSrcB),
53         .ResultSrc(ResultSrc),

```

```

54     .NextPC(NextPC),
55     .RegW(RegW),
56     .MemW(MemW),
57     .Branch(Branch),
58     .ALUOp(ALUOp)
59 );
60
61 // ALU Decoder
62 always @(*)
63     if (ALUOp) begin
64         case (Funct[4:1])
65             4'b0100: ALUControl = 2'b00; // ADD
66             4'b0010: ALUControl = 2'b01; // SUB
67             4'b0000: ALUControl = 2'b10; // AND
68             4'b1100: ALUControl = 2'b11; // ORR
69             default: ALUControl = 2'bxx;
70         endcase
71         FlagW[1] = Funct[0];
72         FlagW[0] = Funct[0] & ((ALUControl == 2'b00) | (ALUControl == 2'b01));
73     end
74     else begin
75         ALUControl = 2'b00;
76         FlagW = 2'b00;
77     end
78
79 // PC Logic
80 assign PCS = ((Rd == 4'b1111) & RegW) | Branch;
81
82 // Instr Decoder
83 assign ImmSrc = Op;
84 always @(*)
85     case (Op)
86         2'b00: RegSrc = 2'b00;
87         2'b01: RegSrc = 2'b10;
88         2'b10: RegSrc = 2'b01;
89         default: RegSrc = 2'bxx;
90     endcase
91 endmodule
92
93

```

## 2.3. condlogic

```

1
2 module condlogic (
3     clk,
4     reset,
5     Cond,
6     ALUFlags,
7     FlagW,
8     PCS,
9     NextPC,
10    RegW,
11    MemW,
12    PCWrite,
13    RegWrite,
14    MemWrite
15 );
16 input wire clk;
17 input wire reset;
18 input wire [3:0] Cond;
19 input wire [3:0] ALUFlags;
20 input wire [1:0] FlagW;
21 input wire PCS;
22 input wire NextPC;
23 input wire RegW;
24 input wire MemW;
25 output wire PCWrite;
26 output wire RegWrite;
27 output wire MemWrite;

```

```

28 wire [1:0] FlagWrite;
29 wire [3:0] Flags;
30 wire CondEx;
31
32 flopenr #(2) flagreg1(
33     .clk(clk),
34     .reset(reset),
35     .en(FlagWrite[1]),
36     .d(ALUFlags[3:2]),
37     .q(Flags[3:2])
38 );
39
40 flopenr #(2) flagreg0(
41     .clk(clk),
42     .reset(reset),
43     .en(FlagWrite[0]),
44     .d(ALUFlags[1:0]),
45     .q(Flags[1:0])
46 );
47
48 condcheck cc(
49     .Cond(Cond),
50     .Flags(Flags),
51     .CondEx(CondEx)
52 );
53
54 // Delay writing flags until ALUWB state
55 flopr #(2) flagwritereg(
56     .clk(clk),
57     .reset(reset),
58     .d(FlagW & {2 {CondEx}}),
59     .q(FlagWrite)
60 );
61
62 assign FlagWrite = FlagW & {2 {CondEx}};
63 assign RegWrite = RegW & CondEx;
64 assign MemWrite = MemW & CondEx;
65 assign PCWrite = (PCS & CondEx) | NextPC;
66
67 endmodule
68

```

## 2.4. mainfsm

```

1
2 module mainfsm (
3     clk,
4     reset,
5     Op,
6     Funct,
7     IRWrite,
8     AdrSrc,
9     ALUSrcA,
10    ALUSrcB,
11    ResultSrc,
12    NextPC,
13    RegW,
14    MemW,
15    Branch,
16    ALUOp
17 );
18 input wire clk;
19 input wire reset;
20 input wire [1:0] Op;
21 input wire [5:0] Funct;
22 output wire IRWrite;
23 output wire AdrSrc;
24 output wire [1:0] ALUSrcA;
25 output wire [1:0] ALUSrcB;
26 output wire [1:0] ResultSrc;

```

```

27 output wire NextPC;
28 output wire RegW;
29 output wire MemW;
30 output wire Branch;
31 output wire ALUOp;
32 reg [3:0] state;
33 reg [3:0] nextstate;
34 reg [12:0] controls;
35
36 localparam [3:0] FETCH = 0;
37 localparam [3:0] DECODE = 1;
38 localparam [3:0] MEMADR = 2;
39 localparam [3:0] MEMRD = 3;
40 localparam [3:0] MEMWB = 4;
41 localparam [3:0] MEMWR = 5;
42 localparam [3:0] EXECUTER = 6;
43 localparam [3:0] EXECUTEI = 7;
44 localparam [3:0] ALUWB = 8;
45 localparam [3:0] BRANCH = 9;
46 localparam [3:0] UNKNOWN = 10;
47
48 // state register
49 always @(posedge clk or posedge reset)
50     if (reset)
51         state <= FETCH;
52     else
53         state <= nextstate;
54
55 // next state logic
56 always @(*)
57     case (state)
58         FETCH: nextstate = DECODE;
59         DECODE:
60             case (Op)
61                 2'b00:
62                     if (Funct[5])
63                         nextstate = EXECUTEI;
64                     else
65                         nextstate = EXECUTER;
66                 2'b01: nextstate = MEMADR;
67                 2'b10: nextstate = BRANCH;
68                 default: nextstate = UNKNOWN;
69             endcase
70         EXECUTER: nextstate = ALUWB;
71         EXECUTEI: nextstate = ALUWB;
72         MEMADR:
73             if (Funct[0]) nextstate = MEMRD; // LDR
74             else nextstate = MEMWR; // STR
75         MEMRD: nextstate = MEMWB;
76         default: nextstate = FETCH;
77     endcase
78
79 // state-dependent output logic
80 always @(*)
81     case (state)
82         FETCH: controls = 13'b1000101001100;
83         DECODE: controls = 13'b00000001001100;
84         EXECUTER: controls = 13'b00000000000001;
85         EXECUTEI: controls = 13'b00000000000011;
86         ALUWB: controls = 13'b00010000000000;
87         MEMADR: controls = 13'b00000000000010;
88         MEMWR: controls = 13'b00100100000000; // MemWrite
89         MEMRD: controls = 13'b00000100000000; // MemRead
90         MEMWB: controls = 13'b00010001000000;
91         BRANCH: controls = 13'b0100001010010;
92         default: controls = 13'bxxxxxxxxxxxx;
93     endcase
94 assign {NextPC, Branch, MemW, RegW, IRWrite, AdrSrc, ResultSrc, ALUSrcA, ALUSrcB,
95         ALUOp} = controls;
96 endmodule

```

### 3. controller-tb.v testbench module

En esta sección se muestra el código del testbench que se ha diseñado para el controller del procesador multicycle de este laboratorio. El código se encuentra dentro del archivo controller\_tb.v dentro del entregable.

```
1
2 'include "controller.v"
3 'timescale 1ns / 1ps
4
5 module controller_tb;
6     // inputs
7     reg clk;
8     reg reset;
9     reg [31:12] Instr;
10    reg [3:0] ALUFlags;
11
12    // outputs
13    wire PCWrite;
14    wire MemWrite;
15    wire RegWrite;
16    wire IRWrite;
17    wire AddrSrc;
18    wire [1:0] RegSrc;
19    wire [1:0] ALUSrcA;
20    wire [1:0] ALUSrcB;
21    wire [1:0] ResultSrc;
22    wire [1:0] ImmSrc;
23    wire [1:0] ALUControl;
24
25
26    controller c(
27        .clk(clk),
28        .reset(reset),
29        .Instr(Instr),
30        .ALUFlags(ALUFlags),
31        .PCWrite(PCWrite),
32        .MemWrite(MemWrite),
33        .RegWrite(RegWrite),
34        .IRWrite(IRWrite),
35        .AddrSrc(AddrSrc),
36        .RegSrc(RegSrc),
37        .ALUSrcA(ALUSrcA),
38        .ALUSrcB(ALUSrcB),
39        .ResultSrc(ResultSrc),
40        .ImmSrc(ImmSrc),
41        .ALUControl(ALUControl)
42    );
43
44
45    initial begin
46        $dumpfile("controller_tb.vcd");
47        $dumpvars;
48        reset <= 1; #10 ; reset <= 0;
49    end
50
51    always begin
52        clk <= 1; #5; clk <= 0; #5;
53    end
54
55    initial begin
56        #10;
57        // 20'b11100000010011110000
58        Instr = 20'b11100000010011110000;    // MAIN      SUB R0, R15, R15      ; R0 = 0
59        ALUFlags = 4'b0100;
60
61        #40;
62        Instr = 20'b111000101000000000010;    //              ADD R2, R0, #5        ; R2 = 5
63        ALUFlags = 4'b0000;
64        #40;
65        Instr = 20'b111000101000000000011;    //              ADD R3, R0, #12       ; R3 = 12
```



```

66     ALUFlags = 4'b0000;
67     #40;
68     Instr = 20'b11100010010000110111; //          SUB R7, R3, #9          ; R7 = 3
69     ALUFlags = 4'b0000;
70     #40;
71     Instr = 20'b11100001100001110100; //          ORR R4, R7, R2          ; R4 = 3
OR 5 = 7
72     ALUFlags = 4'b0000;
73     #40;
74     Instr = 20'b11100000000000110101; //          AND R5, R3, R4          ; R5 = 12
AND 7 = 4
75     ALUFlags = 4'b0000;
76     #40;
77     Instr = 20'b11100000100001010101; //          ADD R5, R5, R4          ; R5 = 4 +
7 = 11
78     ALUFlags = 4'b0000;
79     #40;
80     Instr = 20'b11100000010101011000; //          SUBS R8, R5, R7          ; R8 <= 11
- 3 = 8, set Flags
81     ALUFlags = 4'b0010;
82     #40;
83     Instr = 20'b00001010000000000000; //          BEQ END          ; shouldn't
be taken
84     ALUFlags = 4'b0000;
85     #30;
86     Instr = 20'b11100000010100111000; //          SUBS R8, R3, R4          ; R8 = 12
- 7 = 5
87     ALUFlags = 4'b0000;
88     #40;
89     Instr = 20'b10101010000000000000; //          BGE AROUND          ; should be
taken
90     ALUFlags = 4'b0000;
91     #30;
92     Instr = 20'b11100010100000000101; //          ADD R5, R0, #0          ; should
be skipped
93     ALUFlags = 4'b0000;
94     #40;
95     Instr = 20'b11100000010101111000; // AROUND SUBS R8, R7, R2          ; R8 = 3 -
5 = -2, set Flags
96     ALUFlags = 4'b1000;
97     #40;
98     Instr = 20'b10110010100001010111; //          ADDLT R7, R5, #1          ; R7 = 11
+ 1 = 12
99     ALUFlags = 4'b0000;
100    #40;
101    Instr = 20'b11100000010001110111; //          SUB R7, R7, R2          ; R7 = 12
- 5 = 7
102    ALUFlags = 4'b0000;
103    #40;
104    Instr = 20'b11100101100000110111; //          STR R7, [R3, #84]          ; mem
[12+84] = 7
105    ALUFlags = 4'b0000;
106    #40;
107    Instr = 20'b11100101100100000010; //          LDR R2, [R0, #96]          ; R2 = mem
[96] = 7
108    ALUFlags = 4'b0000;
109    #50;
110    Instr = 20'b11100000100011111111; //          ADD R15, R15, R0          ; PC <- PC +
8 (skips next)
111    ALUFlags = 4'b0000;
112    #40;
113    Instr = 20'b11100010100000000010; //          ADD R2, R0, #14          ; shouldn't
t happen
114    ALUFlags = 4'b0000;
115    #40;
116    Instr = 20'b11101010000000000000; //          B END          ; always
taken
117    ALUFlags = 4'b0000;
118    #30;
119    Instr = 20'b11100010100000000010; //          ADD R2, R0, #13          ; shouldn't
t happen

```

```

120     ALUFlags = 4'b0000;
121     #40;
122     Instr = 20'b11100010100000000010;    //          ADD R2, R0, #10    ; shouldn't
happen
123     ALUFlags = 4'b0000;
124     #40;
125     Instr = 20'b11100101100000000010;    // END          STR R2, [R0, #100]    ; mem[100]
= 7
126     ALUFlags = 4'b0000;
127     #40;
128     $finish;
129     end
130 endmodule
131
132

```

## 4. Simulation waveform

En esta sección, primero daremos una explicación de nuestras suposiciones acerca del funcionamiento de cada tipo de instrucción ARM Assembly presente en nuestro testbench. Al final, mostraremos las formas de onda de cada instrucción.

### 4.1. Assumptions

#### 4.1.1. Data Processing Instrutions

Para una instrucción de Data Processing nuestro procesador requiere de 4 ciclos para ejecutarla correctamente, y los estados por los que pasa el Main FSM dependen de si utiliza immediates o no.

Si solo toma registros, el Main FSM debería pasar por S0 (Fetch), S1 (Decode), S6 (ExecuteR) y S8 (ALUWB).

Si toma immediates, el Main FSM debería pasar por S0 (Fetch), S1 (Decode), S7 (ExecuteI) y S8 (ALUWB).

#### 4.1.2. Memory Instructions

Los ciclos que requiere el procesador y los estados por los que pasa el Main FSM dependen de qué instrucción de memoria sea la que ejecute.

Para una instrucción STR nuestro procesador requiere de 4 ciclos para ejecutarla correctamente, y el Main FSM debería pasar por los siguientes estados: S0 (Fetch), S1 (Decode), S2 (MemAdr) y S5 (MemWrite).

Para una instrucción LDR nuestro procesador requiere de 5 ciclos para ejecutarla correctamente, y el Main FSM debería pasar por los siguientes estados: S0 (Fetch), S1 (Decode), S2 (MemAdr) y S3 (MemRead) y S4 (MemWB).

#### 4.1.3. Branch Instruction

Para una instrucción de Branch nuestro procesador requiere de 3 ciclos para ejecutarla correctamente, y el Main FSM debería pasar por los siguientes estados: S0 (Fetch), S1 (Decode) y S9 (Branch).

Para verificar el correcto funcionamiento de nuestro controller, se verificará que cada señal mostrada en las formas de onda de cada instrucción corresponda con nuestras suposiciones guiándonos de la tabla de outputs de la primera sección.

## 4.2. Waveforms

A continuación, se mostrarán las waveforms producidas por el controller al ejecutar las instrucciones dentro del memfile.dat para corroborar el correcto funcionamiento de nuestro controller. No obstante, se adjunta un video dentro del entregable donde se visualiza de forma completa las señales producidas.

### 4.2.1. MAIN SUB R0, R15, R15




Figura 1: Simulated waveform for the instruction

### 4.2.2. ADD R2, R0, #5




Figura 2: Simulated waveform for the instruction

#### 4.2.3. ADD R3, R0, #12




Figure 3: Simulated waveform for the instruction

#### 4.2.4. SUB R7, R3, #9




Figure 4: Simulated waveform for the instruction

#### 4.2.5. ORR R4, R7, R2




Figure 5: Simulated waveform for the instruction

#### 4.2.6. AND R5, R3, R4




Figure 6: Simulated waveform for the instruction

#### 4.2.7. ADD R5, R5, R4




Figure 7: Simulated waveform for the instruction

#### 4.2.8. SUBS R8, R5, R7



Figure 8: Simulated waveform for the instruction

#### 4.2.9. BEQ END



Figura 9: Simulated waveform for the instruction

#### 4.2.10. SUBS R8, R3, R4




Figura 10: Simulated waveform for the instruction



#### 4.2.11. BGE AROUND




Figure 11: Simulated waveform for the instruction

#### 4.2.12. ADD R5, R0, #0




Figure 12: Simulated waveform for the instruction

#### 4.2.13. AROUND SUBS R8, R7, R2




Figure 13: Simulated waveform for the instruction

#### 4.2.14. ADDLT R7, R5, #1




Figure 14: Simulated waveform for the instruction

#### 4.2.15. SUB R7, R7, R2




Figure 15: Simulated waveform for the instruction

#### 4.2.16. STR R7, [R3, #84]




Figure 16: Simulated waveform for the instruction

#### 4.2.17. LDR R2, [R0, #96]




Figure 17: Simulated waveform for the instruction

#### 4.2.18. ADD R15, R15, R0




Figure 18: Simulated waveform for the instruction

#### 4.2.19. ADD R2, R0, #14




Figure 19: Simulated waveform for the instruction

#### 4.2.20. B END




Figure 20: Simulated waveform for the instruction

#### 4.2.21. ADD R2, R0, #13




Figure 21: Simulated waveform for the instruction

#### 4.2.22. ADD R2, R0, #10




Figure 22: Simulated waveform for the instruction

#### 4.2.23. END STR R2, [R0, #100]



Figure 23: Simulated waveform for the instruction

## 5. Conclusiones

Finalmente, presentamos las siguientes conclusiones:

- Por medio de código Verilog se logró implementar un controller (unidad de control) para un multicycle processor capaz producir distintas señales para cada tipo instrucción ARM y sus respectivas etapas de ejecución.
- Se verifica el correcto funcionamiento de nuestro controller a través de un testbench que genera señales input Instr y ALUFlags.
- Las formas de onda producidas durante la simulación por cada instrucción coinciden con las suposiciones y corroboran el adecuado funcionamiento de los submódulos del controller como el Main FSM.