





```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY part1 IS
PORT (Clk, R, S: IN STD_LOGIC;
Q:OUT STD_LOGIC);
END part1;
ARCHITECTURE Structural OF part1 IS
SIGNAL R_g, S_g, Qa, Qb: STD_LOGIC;
ATTRIBUTE KEEP: BOOLEAN;
ATTRIBUTE KEEP OF R_g, S_g, Qa, Qb : SIGNAL IS TRUE;
BEGIN
R_g <= R AND Clk;
S_g \le S AND Clk;
Qa \le NOT (R_g OR Qb);
Qb \le NOT (S_g OR Qa);
Q <= Qa;
```

END Structural;