

CSCI 221: Logic design

Traffic light system "4 - Ways"

Dr: Islam Tharwat

Ta: Mohamed Youssef El Shahed Team

member:

Hagar Mekhemer Ismail_202000737

Rodeen Mustafa_202002557

Lujain Mohamed Elsaid_202002670

Ranim Moustafa_202000515

Toqa Tamer _202001985

CONTENTS

Description	First
Truth Table	Second
k-maps and equations	Third
Proteus simulation.	Fourth

DESCRIPTION

9 4- way traffic signal using Basic Logic Gates & T flip flop

Traffic lights (or traffic signals) are lights used to control the movement of traffic. They are placed at road intersections and crossings. The different colors of lights tell drivers what to do.


Red light on: This tells drivers to stop.

Green light on: This means the driver can start driving or keep driving.

Yellow light on: This tells drivers to stop when it is safe to as the light is about to turn red.

We used some logic gates to design our 4-ways traffic light as required "or, And, Not. On the other hand, we could used flip-flops to shorten & analyze the design.

Also, we can use clock to simplify the traffics



TRUTH TABLE

	Cou	nter s	state	1 st	signa	al	2^{nd}	l sign	al	31	rd sign	nal	4^{th} s	ignal	
A	В	C	D	R 1	Y 1	G1	R2	Y2	G2	R3	Y 3	G3	R4	Y 4	G4
0	0	0	0	0	1	0	1	0	0	1	0	0	0	1	0
0	0	0	1	0	0	1	1	0	0	1	0	0	1	0	0
0	0	1	0	0	0	1	1	0	0	1	0	0	1	0	0
0	0	1	1	0	0	1	1	0	0	1	0	0	1	0	0
0	1	0	0	0	1	0	0	1	0	1	0	0	1	0	0
0	1	0	1	1	0	0	0	0	1	1	0	0	1	0	0
0	1	1	0	1	0	0	0	0	1	1	0	0	1	0	0
0	1	1	1	1	0	0	0	0	1	1	0	0	1	0	0
1	0	0	0	1	0	0	0	1	0	0	1	0	1	0	0

1	0	0	1	1	0	0	1	0	0	0	0	1	1	0	0
1	0	1	0	1	0	0	1	0	0	0	0	1	1	0	0
1	0	1	1	1	0	0	1	0	0	0	0	1	1	0	0
1	1	0	0	1	0	0	1	0	0	0	1	0	0	1	0
1	1	0	1	1	0	0	1	0	0	1	0	0	0	0	1
1	1	1	0	1	0	0	1	0	0	1	0	0	0	0	1
1	1	1	1	1	0	0	1	0	0	1	0	0	0	0	1

K-MAPS AND EQUATIONS

k-map(R1)

00	01	11	10
	1	1	1
1	<u>1</u>	<u>1</u>	<u>1</u>
1	1	1	1

A+BC+BD

R1 = A + B(C + D)

k-map(Y1)

00	01	11	10
1			
1			

A'B'C'D', A'BC'D' : (M0, M4)

Y1=A'C'D'

	<mark>1</mark>	<mark>1</mark>	1
			-
B 'CD, A ' B 'D+A 'B	B'C' : (M1,2,	3)	
!= A'B'(C	(Z+ D)	k-	
	ma	p (R2)	
	1	1	1
	7	•	
		<u> </u>	
C'D, AB	CD, AB'CD', AB	C'CD: (M0,1,2,	3, 9 TO 15)
= XNOR	(A, B) +A(C+D)		
e XNOR	(A, B) +A(C+D) k-ma	p(Y2)	
?= XNOR	(A, B) +A(C+D) k-ma	p(Y2)	
e XNOR		p(Y2)	
= XNOR		p(Y2)	
	k-ma		
	k-ma	M3,8)	
	k-ma	M3,8)	1

A'BC+A'BD: G2=A'B(C+D)	(M5,6,7)		
	k-map(R3)	
<u>1</u>		1	1
<u>1</u>	<mark>1</mark>	1	1
	<u> </u>	<u> </u>	1
(M0 to M7, M13,M	114,M15)		
A'+BC+BD			
R3 = A' + B(C+D)			
	k-map(Y	(3)	
<u>1</u>			
<u>1</u>			
AB'C'D', ABC'D'	: (M8,M12)		
Y3 = AC'D'			
	k-map(G	43)	
	<u>1</u>	1	1

(M9, M10, M11) AB'C+AB'D G3=AB'(C+D)

k-map(R4)

	1	1	1
1	<u></u>	1	1
<u></u>	<u></u>	<u></u>	<u></u>

(M1 to M11)

- > AB'+A'B+A'C+A'D
- ightharpoonup R4 = XOR(A, B) + A'(C+D)

k-map(Y4)


1		
1		

- > (M0,M12)
- > A'B'C'D'+ABC'D'
- + Y4= C'D'. XNOR(A,B)

k-map(G4)


<u>1</u>	<u>1</u>	1

PROTEUS SIMULATION



GATE WE USE IN PROTUES

IC-4077
AND_3
AND_4
Logic state



TINKER CAD SIMULATION

