

Operational Semantics 3

Compilation

Jim Royer

CIS 352

March 1, 2016

Interpreters and compilers

interpreter

source code $\xrightarrow[\text{and parser}]{\text{via lexer}}$ abstract syntax $\xrightarrow[\text{interpreter}]{\text{via evaluator/}}$ value

compiler

source code $\xrightarrow[\text{and parser}]{\text{via lexer}}$ abstract syntax $\xrightarrow{\text{via compiler}}$ object code
 $\xrightarrow{\text{via linker}}$ executable $\xrightarrow[\text{interpreter}]{\text{via hardware}}$ value

There are many variations on the above.

Problem 1: Compile Aexp to a stack-based VM

Aexp

$v \in \mathbf{Num}$ (Numeric Values) $a \in \mathbf{Aexp}$ (Arithmetic expressions)

$a ::= v \mid (a_1 + a_2) \mid (a_1 - a_2) \mid (a_1 * a_2)$

A big-step semantics for Aexp

Num: $\frac{}{v \Downarrow v}$ Eval- \otimes : $\frac{a_1 \Downarrow v_1 \quad a_2 \Downarrow v_2}{(a_1 \otimes a_2) \Downarrow v} (v = v_1 \otimes v_2)$

where $\otimes = +, -, \text{ and } *$.

What is our target VM?

Our target VM, 1

Memory banks

- 256 many 8 bit words
- so 8-bit addresses and 8-bit contents

used to store the stack, object code, and (later) registers.

Registers (internal)

PC = program counter (points to the current instruction)

SP = stack pointer (points to the top of the stack + 1)

Arithmetic

- mod 256 many 8 bit words
- So $255+1 = 0$. (IMPORTANT!!!!)

Our target VM, 2

instructions

- Halt
- Push n
- Pop
- Add
- Sub
- Mult

What do the instructions do?

To precisely nail this down, we define a transition system given by a small-step operational semantics:

$$(pc, sp, stk) \Rightarrow (pc', sp', stk')$$

where:

<i>obj</i>	=	the object code	(\approx an array)
<i>stk</i>	=	the stack	(\approx an array)
<i>pc</i>	=	the program counter	(\approx an index into <i>obj</i>)
<i>sp</i>	=	the stack pointer	(\approx an index into <i>stk</i>)

Rule format

$$\text{name: } \frac{\dots \text{premises} \dots}{obj \vdash (pc, sp, stk) \Rightarrow (pc', sp', stk')} \text{ (side conditions)}$$

$$\text{name: } \frac{\dots \text{premises} \dots}{obj \vdash (pc, sp, stk) \Rightarrow (pc', sp', stk')} \text{ (side conditions)}$$

Evaluation/Compilation rules for Aexp

$Num:$	$\frac{}{v \Downarrow v}$	BSS rule
$Num_{trans}:$	$\frac{}{v \Downarrow [Push\ v]}$	compilation rule
$Plus:$	$\frac{a_1 \Downarrow v_1 \quad a_2 \Downarrow v_2}{(a_1 + a_2) \Downarrow v} \quad (v = v_1 + v_2)$	BSS rule
$Plus_{trans}:$	$\frac{a_1 \Downarrow I_1 \quad a_2 \Downarrow I_2}{(a_1 + a_2) \Downarrow I_1 ++ I_2 ++ [Add]}$	compilation rule
	\vdots	

Haskell implementation in [vm0.hs](#).

Our target VM, 3

$$\begin{array}{l}
\text{Push:} \quad \overline{obj \vdash (pc, sp, stk) \Rightarrow (pc + 2, sp + 1, stk[sp \mapsto n])} \quad \left(\begin{array}{l} obj[pc] = push, \\ obj[pc + 1] = n \end{array} \right) \\
\text{Pop:} \quad \overline{obj \vdash (pc, sp, stk) \Rightarrow (pc + 1, sp - 1, stk)} \quad (obj[pc] = pop) \\
\text{Add:} \quad \overline{obj \vdash (pc, sp, stk) \Rightarrow (pc + 1, sp - 1, stk[sp - 2 \mapsto n])} \quad (*) \\
\vdots
\end{array}$$
$$(*) \text{ } obj[pc] = add \quad \text{and} \quad n = stk[sp - 2] + stk[sp - 1]$$

N.B. Since pointer arithmetic is mod 256, underflow and overflow are wrap-arounds.

Questions

- Is the translation well-behaved?
(In what condition does each expression leave the stack?)
- Is the translation correct?
(No, we could easily overflow the stack.)
(Yes, if we stay within size bounds. How to prove this?)

Proposition

Suppose

- a is an *Aexp* expression
- I_a is the sequence of instructions the compiler generates for a
- I_a is loaded into the code bank from address ℓ_0 to address ℓ_1 .

- a is an *Aexp* expression
- I_a is the sequence of instructions the compiler generates for a
- I_a is loaded into the code bank from address ℓ_0 to address ℓ_1 .

Then $(\ell_0, sp, stk) \Rightarrow^* (\ell_1 + 1, sp + 1, stk[sp \mapsto v])$, where $a \Downarrow v$, provided there is no stack overflow or underflow.

Proof: By an easy structural induction on a .

Problem 2: Compile LC to a stack-based VM

LC Syntax and Base Types

(The Δ 's mark changes.)

Phases	$P ::= C \mid E \mid B$
Commands	$C ::= \text{skip} \mid \ell := E \mid C; C$ $\mid \text{if } B \text{ then } C \text{ else } C \mid \text{while } B \text{ do } C$
Integer Expressions	$E ::= n \mid !\ell \mid E \circledast E \quad (\circledast \in \{+, -, \times, \dots\})$
Boolean Expressions	$B ::= b \mid E \circledast E \quad (\circledast \in \{=, <, \geq, \dots\})$
8-Bit Integers	$n \in \mathbb{Z}_{256} = \{0, 1, \dots, 255\} \quad (\Delta)$
Booleans	$b \in \mathbb{B} = \{\text{true}, \text{false}\}$
Locations	$\ell \in \mathbb{L} = \{\ell_0, \ell_1, \dots, \ell_{255}\} \quad (\Delta)$ $!\ell \equiv \text{the integer currently stored in } \ell$

What is our target VM?

Our target VM, 1

memory banks

- 256 many 8 bit words
- so 8-bit addresses and 8-bit contents

used to store the stack, object code, and user registers.

Registers (internal)

pc = program counter (points to the current instruction)

sp = stack pointer (points to the top of the stack + 1)

Registers (user)

- 256-many 8-bit registers
- Named ℓ_0 through ℓ_{255} (or alternatively, 0 through 255)

Our target VM, 2

instructions

- Halt
- Push n
- Pop
- Fetch n
- Store n
- Iadd
- Isub
- Imult
- Ilt
- Jmp
- Jz
- Jnz

What do the instructions do?

Transition system on VM configs: $(pc, sp, stk, regs)$.

obj = the object code

stk = the stack

regs = the user registers

pc = the program counter

sp = the stack pointer

Rule format

$$\text{name: } \frac{\dots \text{premises} \dots}{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc', sp', stk', regs')} (*)$$

(*) = side-conditions

Our target VM, 3

$$\text{Fetch: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc + 2, sp + 1, stk[sp \mapsto v], regs)} (*)$$


$$\text{Store: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc + 2, sp, stk, regs[n \mapsto v])} (**)$$

$$(*) \text{ } obj[pc] = \text{fetch}, \quad obj[pc + 1] = n, \quad regs[n] = v$$

$$(**) \text{ } obj[pc] = \text{store}, \quad obj[pc + 1] = n, \quad stk[sp - 1] = v$$

N.B. Store does **not** pop the stack!!!


Fetch: Before and after



$$\text{Fetch: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc + 2, sp + 1, stk[sp \mapsto v], regs)} (*)$$

$$(*) \text{ } obj[pc] = \text{fetch}, \quad obj[pc + 1] = n, \quad regs[n] = v$$

Store: Before and after



$$\text{Store: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc + 2, sp, stk, regs[n \mapsto v])} (**)$$

$$(**) \text{ } obj[pc] = \text{store}, \quad obj[pc + 1] = n, \quad stk[sp - 1] = v$$

N.B. Store does **not** pop the stack!!!

Our target VM, 4

$$\text{Ilt: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc + 1, sp - 1, stk[(sp - 2) \mapsto v], regs)} (*)$$


$$\text{Jmp: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc', sp, stk, regs)} (**)$$

$$(*) \text{ } obj[pc] = \text{ilt}, \quad stk[sp - 2] = v_1, \quad stk[sp - 1] = v_2, \text{ and} \\ \text{if } v_1 < v_2 \text{ then } v = 1 \text{ else } v = 0$$

$$(**) \text{ } obj[pc] = \text{jmp}, \quad obj[pc + 1] = n, \quad pc' = pc + n + 1$$

N.B. Jmp is a relative jump.


Ilt: Before and After



$$\text{Ilt: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc + 1, sp - 1, stk[(sp - 2) \mapsto v], regs)} (*)$$

$$(*) \text{ } obj[pc] = \text{ilt}, \quad stk[sp - 2] = v_1, \quad stk[sp - 1] = v_2, \text{ and} \\ \text{if } v_1 < v_2 \text{ then } v = 1 \text{ else } v = 0$$

Jmp: Before and after



$$\text{Jmp: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc', sp, stk, regs)}^{(**)}$$

$$(**) \text{ } obj[pc] = jmp, \quad obj[pc+1] = n, \quad pc' = pc + n + 1$$

N.B. Jmp is a relative jump.

Our target VM, 5

$$\text{Jz: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc', sp - 1, stk, regs)}^{(*)}$$


$$\text{Jnz: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc', sp - 1, stk, regs)}^{(**)}$$

$$\begin{aligned} (*) \quad & obj[pc] = jz, \\ & obj[pc+1] = n, \\ & stk[sp-1] = v, \text{ and} \\ & \text{if } v = 0 \text{ then } pc' = pc + n + 1 \\ & \text{else } pc' = pc + 2. \\ (**) \quad & obj[pc] = jnz, \\ & obj[pc+1] = n, \\ & stk[sp-1] = v, \text{ and} \\ & \text{if } v \neq 0 \text{ then } pc' = pc + n + 1 \\ & \text{else } pc' = pc + 2. \end{aligned}$$

N.B. Both Jz and Jnz pop the stack!!!


N.B. Both Jz and Jnz are a relative jumps.

Jz: Before and After



$$\text{Jz: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc', sp - 1, stk, regs)} \left(\begin{array}{l} \dots \& \text{if } v = 0 \\ \text{then } pc' = pc + n + 1 \\ \text{else } pc' = pc + 2 \end{array} \right)$$

Jnz: Before and After



$$\text{Jnz: } \overline{obj \vdash (pc, sp, stk, regs) \Rightarrow (pc', sp - 1, stk, regs)} \left(\begin{array}{l} \dots \& \text{if } v \neq 0 \\ \text{then } pc' = pc + n + 1 \\ \text{else } pc' = pc + 2 \end{array} \right)$$

Compiling integer and boolean expressions

- The compiler for integer expressions is a repeat of what we had before.
- For boolean expressions we maintain the convention that a boolean value is represented by either 0 (for False) or 1 (for True).

$Bval_{trans}:$	$\overline{b \Rightarrow [Push\ v]} \quad \left(\begin{array}{l} v = 1 \text{ when } b = \text{True}, \\ v = 0 \text{ when } b = \text{False} \end{array} \right)$
$Lt_{trans}:$	$\frac{ae_1 \Rightarrow I_1 \quad ae_2 \Rightarrow I_2}{(ae_1 < ae_2) \Rightarrow I_1 ++ I_2 ++ [Ilt]}$
$Eq_{trans}:$	$\frac{a_1 \Rightarrow I_1 \quad a_2 \Rightarrow I_2}{(ae_1 == ae_2) \Rightarrow I_1 ++ I_2 ++ [Isub, Push\ 1, Ilt]}$
	\vdots

Compiling statements, 1

$Skip_{trans}:$	$\overline{Skip \Rightarrow []}$
$Assign_{trans}:$	$\frac{ae \Rightarrow I_0}{\ell_i := ae \Rightarrow I_0 ++ [Store\ i, Pop]}$
$Seq_{trans}:$	$\frac{S_1 \Rightarrow I_1 \quad S_2 \Rightarrow I_2}{S_1; S_2 \Rightarrow I_1 ++ I_2}$

Compiling statements, 2

$$If_{trans}:\quad \frac{be \Rightarrow I_0 \quad S_1 \Rightarrow I_1 \quad S_2 \Rightarrow I_2}{\text{if } be \text{ then } S_1 \text{ else } S_2 \Rightarrow I_0 ++ [Jz\ n_0] ++ I_1 ++ [Jmp\ n_1] ++ I_2} \quad (*)$$

- (*) $n_0 = 3 + codeLen(I_1)$ and
 $n_1 = 1 + codeLen(I_2)$

$$While_{trans}:\quad \frac{be \Rightarrow I_0 \quad S \Rightarrow I_1}{\text{while } be \text{ do } S \Rightarrow I_0 ++ [Jz\ n_0] ++ I_1 ++ [Jmp\ n_1]} \quad (*)$$

- (*) $n_0 = 3 + codeLen(I_1)$ and
 $n_1 = -(3 + codeLen(I_0) + codeLen(I_1))$

Implementation in [LCvm.hs](#) and [LCCompiler.hs](#).

Questions

- What does it mean for the compiler to be correct?
Any run of a compiled program ends up with the state (register contents) dictated by the operational semantics of LC.
- How does one prove that?
Another structural induction on LC code.
- Does compiled code behave well (e.g., always leaves the stack in some sensible condition)?
- What about variables, blocks, procedures, etc.?