MiMo - Mikroprogramska shema kontrolne enote v0.4							
Odločitveni (»Decision«) ROM 256x16bitov							
		true 8bit	false 8bit				
1	1						
2	2						
0	0						
82	82						
84	84						
83	83						
84	85						
84	84						
0	0						
0	0						
	84 83 84 84						

datasel:	regsrc:	pcsel:	addrsel:	op2sel:	aluop:	cond:
0PC	0DBus	0PC+1	0PC	0Treg	0+	0C
1Dreg	1IMM	1IMM	1IMM	1IMM	1	1C or Z
2Treg	2ALU	2PC+IMM	2ALU	2"0"	2*	2Z
3ALU	3Sreg	3Sreg	3Sreg	3"1"	3/	3N

Format 1:

0111100 21						
Op.koda	Treg	Sreg	Dreg			
7	3	3	3			

Format 2:

Format 1 + 16-bitni tak. operand

v 0.4

Instruction: Ale IR opposed treps creps dreps Status
New CAD

Vernel

ICycles Xd Cycles Xf6

ICycles Xd Cycles Frame Buffer LED 16x16 Address, Data Bus Address মট Data মট address বিলা Spec. Registers
PC XIB PC IN XIB WITHER
IMM XIB WITHER
ALU XIB ARMOUT Rag o o o Next Instr. X16 — DROM ALU Clock Reset Quick tips:
Use ctrl+t to manually toggle global clock signal
Use Simulate->Ticks Enabled for automatic clock signal Micro Instruction Registers Based on: http://minnie.tuhs.org v04: Tidying up model, FB, TTY v03b: Fixz.cond.code 41 [65]:addrsel=pc dwrite=1 regsrc=databus #Lo 43 [67]:addrsel=pc imload=1 #Store Rd into addr 84 [132]: pcincr: pcload=1 pcsel=pc, goto fetch 85 [133]: jump: pcload=1 pcsel=immed, goto fef 2a [42]:addrsel=pc imload=1 #JNEZ Rs MicroPC x8 - (MicroPC MiMo - Microprogrammed CPU Model 10/4a 0R 2015 ပ္ပ Ins.Reg. mioad Ecolomic (mmed Imm. Reg. 2:aluop=add ×16 **Microcode Control Unit** DROM] Data BUS **Decision ROM Control ROM** 256B ROM 256B ROM Address BUS RAM 16KB RAM

## Spisek in opis podprtih ukazov v zbirniku

<b>add Rd,Rs,Rt (0)</b> Rd <- Rs + Rt	PC <- PC + 1	asr Rd,Rs,Rt (13) Rd <- Rs >> Rt (filled bits are the sign bit) PC <- PC + 1	<i>Isli Rd,Rs,immed (26)</i> Rd <- Rs << immed PC <- PC + 2
sub Rd,Rs,Rt (1) Rd <- Rs - Rt	PC <- PC + 1	rol Rd,Rs,Rt (14) Rd <- Rs rolled left by Rt bits PC <- PC + 1	<i>Isri Rd,Rs,immed (27)</i> Rd <- Rs >> immed PC <- PC + 2
<i>mul Rd,Rs,Rt (2)</i> Rd <- Rs * Rt	PC <- PC + 1	<pre>ror Rd,Rs,Rt (15) Rd &lt;- Rs rolled right by Rt bits PC &lt;- PC + 1</pre>	asri Rd,Rs,immed (28)  Rd <- Rs >> immed (filled bits are the sign bit)  PC
div Rd,Rs,Rt (3)		addi Rd,Rs,immed (16)	<- PC + 2
Rd <- Rs / Rt  rem Rd,Rs,Rt (4)	PC <- PC + 1	Rd <- Rs + immed	<pre>roli Rd,Rs,immed (29) Rd &lt;- Rs rolled left by immed bits PC &lt;- PC + 2</pre>
Rd <- Rs % Rt	PC <- PC + 1	Rd <- Rs - immed	rori Rd,Rs,immed (30) Rd <- Rs rolled right by immed bits PC <- PC + 2
and Rd,Rs,Rt (5) Rd <- Rs AND Rt	PC <- PC + 1	<i>muli Rd,Rs,immed (18)</i> Rd <- Rs * immed   PC <- PC + 2	addc Rd,Rs,Rt,immed (31)
or Rd,Rs,Rt (6)		divi Rd,Rs,immed (19)	Rd <- Rs + Rt  if carry set, PC <- immed else PC <- PC + 2
Rd <- Rs OR Rt	PC <- PC + 1	Rd <- Rs / immed PC <- PC + 2	
xor Rd,Rs,Rt (7)		remi Rd,Rs,immed (20)	subc Rd,Rs,Rt,immed (32) Rd <- Rs - Rt
Rd <- Rs XOR Rt	PC <- PC + 1	Rd <- Rs % immed PC <- PC + 2	if carry set, PC <- immed else PC <- PC + 2
nand Rd,Rs,Rt (8) Rd <- Rs NAND Rt	PC <- PC + 1	andi Rd,Rs,immed (21) Rd <- Rs AND immed PC <- PC + 2	<pre>jeq Rs,Rt,immed (33) if Rs == Rt, PC &lt;- immed else PC &lt;- PC + 2</pre>
nor Rd,Rs,Rt (9) Rd <- Rs NOR Rt	PC <- PC + 1	ori Rd,Rs,immed (22) Rd <- Rs OR immed PC <- PC + 2	<pre>jne Rs,Rt,immed (34) if Rs != Rt, PC &lt;- immed else PC &lt;- PC + 2</pre>
not Rd,Rs (10) Rd <- NOT Rs	PC <- PC + 1	xori Rd,Rs,immed (23) Rd <- Rs XOR immed PC <- PC + 2	<pre>jgt Rs,Rt,immed (35) if Rs &gt; Rt, PC &lt;- immed else PC &lt;- PC + 2</pre>
<i>Isl Rd,Rs,Rt (11)</i> Rd <- Rs << Rt	PC <- PC + 1	nandi Rd,Rs,immed (24) Rd <- Rs NAND immed PC <- PC + 2	<pre>jle Rs,Rt,immed (36) if Rs &lt;= Rt, PC &lt;- immed else PC &lt;- PC + 2</pre>
<i>Isr Rd,Rs,Rt (12)</i> Rd <- Rs >> Rt	PC <- PC + 1	nori Rd,Rs,immed (25) Rd <- Rs NOR immed PC <- PC + 2	<pre>jlt Rs,Rt,immed (37) if Rs &lt; Rt, PC &lt;- immed else PC &lt;- PC + 2</pre>

jge Rs,Rt,immed (38)

if Rs >= Rt, PC <- immed else PC <- PC + 2

jeqz Rs,immed (39)

if Rs == 0, PC <- immed else PC <- PC + 2

jnez Rs,immed (40)

if Rs != 0, PC <- immed else PC <- PC + 2

jgtz Rs,immed (41)

if Rs > 0, PC <- immed else PC <- PC + 2

jlez Rs,immed (42)

if Rs <= 0, PC <- immed else PC <- PC + 2

jltz Rs,immed (43)

if Rs < 0, PC <- immed else PC <- PC + 2

jgez Rs,immed (44)

if Rs  $\geq$ = 0, PC <- immed else PC <- PC + 2

jmp immed (45)

PC <- immed

beq Rs,Rt,immed (46)

if Rs == Rt, PC <- PC + immed else PC <- PC + 2

bne Rs,Rt,immed (47)

if Rs != Rt, PC <- PC + immed else PC <- PC + 2

bat Rs,Rt,immed (48)

if Rs > Rt, PC <- PC + immed else PC <- PC + 2

ble Rs,Rt,immed (49)

if Rs <= Rt, PC <- PC + immed else PC <- PC + 2

blt Rs,Rt,immed (50)

if Rs < Rt, PC <- PC + immed else PC <- PC + 2

bge Rs,Rt,immed (51)

if Rs >= Rt, PC <- PC + immed else PC <- PC + 2

begz Rs,immed (52)

if Rs == 0, PC <- PC + immed else PC <- PC + 2

bnez Rs,immed (53)

if Rs != 0, PC <- PC + immed else PC <- PC + 2

bgtz Rs,immed (54)

if Rs > 0, PC <- PC + immed else PC <- PC + 2

blez Rs,immed (55)

if Rs <= 0, PC <- PC + immed else PC <- PC + 2

bltz Rs,immed (56)

if Rs < 0, PC <- PC + immed else PC <- PC + 2

bgez Rs,immed (57)

if Rs  $\geq$ = 0, PC <- PC + immed else PC <- PC + 2

br immed (58)

PC <- PC + immed

 $\mbox{\# Register 7}$  is used as the stack pointer. It points at the

most-recently

# pushed value on the stack. M[] means the memory cell

at the location # in the brackets.

jsr immed (59)

R7--

 $M[R7] \leftarrow PC + 2$ , i.e. skip the current 2-word instruction

PC <- immed

rts (60)

PC <- M[R7]

R7++

inc Rs (61)

Rs <- Rs + 1 PC <- PC + 1

dec Rs (62)

Rs <- Rs - 1 PC <- PC + 1

li Rd,immed (63)

Rd <- immed PC <- PC + 2

Iw Rd,immed (64)

 $Rd \leftarrow M[immed]$   $PC \leftarrow PC + 2$ 

sw Rd,immed (65)

 $M[immed] \leftarrow Rd$   $PC \leftarrow PC + 2$ 

lwi Rd,Rs,immed (66)

 $Rd \leftarrow M[Rs+immed] PC \leftarrow PC + 2$ 

swi Rd,Rs,immed (67)

 $M[Rs+immed] \leftarrow Rd PC \leftarrow PC + 2$ 

push Rd (68)

R7--

 $M[R7] \leftarrow Rd$   $PC \leftarrow PC + 1$ 

pop Rd (69)

 $Rd \leftarrow M[R7]$ 

R7++ PC <- PC + 1

move Rd,Rs (70)

Rd <- Rs PC <- PC + 1

clr Rs (71)

Rs <- 0 PC <- PC + 1

neg Rs (72)

Rs <- -Rs PC <- PC + 1

Iwri Rd,Rs,Rt (73)

 $Rd \leftarrow M[Rs+Rt]$  PC  $\leftarrow PC + 1$ 

swri Rd,Rs,Rt (74)

 $M[Rs+Rt] \leftarrow Rd$   $PC \leftarrow PC + 1$