life.augmented


STM32L432KB STM32L432KC

Ultra-low-power Arm[®] Cortex[®]-M4 32-bit MCU+FPU, 100DMIPS, up to 256KB Flash, 64KB SRAM, USB FS, analog, audio

Datasheet - production data

Features

- Ultra-low-power with FlexPowerControl
 - 1.71 V to 3.6 V power supply
 - -40 °C to 85/105/125 °C temperature range
 - 8 nA Shutdown mode (2 wakeup pins)
 - 28 nA Standby mode (2 wakeup pins)
 - 280 nA Standby mode with RTC
 - 1.0 μA Stop 2 mode, 1.28 μA with RTC
 - 84 μA/MHz run mode
 - Batch acquisition mode (BAM)
 - 4 µs wakeup from Stop mode
 - Brown out reset (BOR)
 - Interconnect matrix
- Core: Arm[®] 32-bit Cortex[®]-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator[™]) allowing 0-wait-state execution from Flash memory, frequency up to 80 MHz, MPU. 100DMIPS and DSP instructions
- Performance benchmark
 - 1.25 DMIPS/MHz (Drystone 2.1)
 - 273.55 CoreMark[®] (3.42 CoreMark/MHz @ 80 MHz)
- Energy benchmark
 - 176.7 ULPBench[®] score
- Clock Sources
 - 32 kHz crystal oscillator for RTC (LSE)
 - Internal 16 MHz factory-trimmed RC (±1%)
 - Internal low-power 32 kHz RC (±5%)
 - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by LSE (better than ±0.25 % accuracy)
 - Internal 48 MHz with clock recovery
 - 2 PLLs for system clock, USB, audio, ADC



- Up to 26 fast I/Os, most 5 V-tolerant
- RTC with HW calendar, alarms and calibration
- Up to 3 capacitive sensing channels
- 11x timers: 1x 16-bit advanced motor-control, 1x 32-bit and 2x 16-bit general purpose, 2x 16bit basic, 2x low-power 16-bit timers (available in Stop mode), 2x watchdogs, SysTick timer
- Memories
 - Up to 256 KB single bank Flash, proprietary code readout protection
 - 64 KB of SRAM including 16 KB with hardware parity check
 - Quad SPI memory interface
- Rich analog peripherals (independent supply)
 - 1x 12-bit ADC 5 Msps, up to 16-bit with hardware oversampling, 200 μA/Msps
 - 2x 12-bit DAC output channels, low-power sample and hold
 - 1x operational amplifier with built-in PGA
 - 2x ultra-low-power comparators
- 14x communication interfaces
 - USB 2.0 full-speed crystal less solution with LPM and BCD
 - 1x SAI (serial audio interface)
 - 2x I2C FM+(1 Mbit/s), SMBus/PMBus
 - 3x USARTs (ISO 7816, LIN, IrDA, modem)
 - 1x LPUART (Stop 2 wake-up)
 - 2x SPIs (and 1x Quad SPI)
 - CAN (2.0B Active)
 - SWPMI single wire protocol master I/F
 - IRTIM (Infrared interface)
- 14-channel DMA controller
- True random number generator

- CRC calculation unit, 96-bit unique ID
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™
- All packages are ECOPACK2[®] compliant

57/

Contents

1	Intro	duction
2	Desc	ription
3	Func	tional overview
	3.1	Arm [®] Cortex [®] -M4 core with FPU
	3.2	Adaptive real-time memory accelerator (ART Accelerator™) 14
	3.3	Memory protection unit
	3.4	Embedded Flash memory
	3.5	Embedded SRAM
	3.6	Firewall
	3.7	Boot modes
	3.8	Cyclic redundancy check calculation unit (CRC)
	3.9	Power supply management
		3.9.1 Power supply schemes
		3.9.2 Power supply supervisor
		3.9.3 Voltage regulator
		3.9.4 Low-power modes
		3.9.5 Reset mode
	3.10	Interconnect matrix
	3.11	Clocks and startup 30
	3.12	General-purpose inputs/outputs (GPIOs)
	3.13	Direct memory access controller (DMA)
	3.14	Interrupts and events 34
		3.14.1 Nested vectored interrupt controller (NVIC)
		3.14.2 Extended interrupt/event controller (EXTI)
	3.15	Analog to digital converter (ADC)
		3.15.1 Temperature sensor
		3.15.2 Internal voltage reference (VREFINT)
	3.16	Digital to analog converter (DAC)
	3.17	Comparators (COMP)
	3.18	Operational amplifier (OPAMP)

	3.19	Touch sensing controller (TSC)	37
	3.20	Random number generator (RNG)	38
	3.21	Timers and watchdogs	38
		3.21.1 Advanced-control timer (TIM1)	39
		3.21.2 General-purpose timers (TIM2, TIM15, TIM16)	40
		3.21.3 Basic timers (TIM6 and TIM7)	40
		3.21.4 Low-power timer (LPTIM1 and LPTIM2)	40
		3.21.5 Infrared interface (IRTIM)	41
		3.21.6 Independent watchdog (IWDG)	
		3.21.7 System window watchdog (WWDG)	
		3.21.8 SysTick timer	
	3.22	Real-time clock (RTC) and backup registers	
	3.23	Inter-integrated circuit interface (I ² C)	43
	3.24	Universal synchronous/asynchronous receiver transmitter (USART) 4	44
	3.25	Low-power universal asynchronous receiver transmitter (LPUART)	45
	3.26	Serial peripheral interface (SPI)	46
	3.27	Serial audio interfaces (SAI)	46
	3.28	Single wire protocol master interface (SWPMI)	47
	3.29	Controller area network (CAN)	47
	3.30	Universal serial bus (USB)	48
	3.31	Clock recovery system (CRS)	
	3.32	Quad SPI memory interface (QUADSPI)	
	3.33	Development support	
	0.00	3.33.1 Serial wire JTAG debug port (SWJ-DP)	
		3.33.2 Embedded Trace Macrocell™	
4	Pino	ts and pin description	51
5	Mem	ory mapping	59
6	Elect	ical characteristics	63
	6.1	Parameter conditions	63
		6.1.1 Minimum and maximum values	63
		6.1.2 Typical values	63
		6.1.3 Typical curves	63
		6.1.4 Loading capacitor	63

		6.1.5	Pin input voltage	63
		6.1.6	Power supply scheme	64
		6.1.7	Current consumption measurement	65
	6.2	Absolu	te maximum ratings	65
	6.3	Operat	ing conditions	67
		6.3.1	General operating conditions	67
		6.3.2	Operating conditions at power-up / power-down	68
		6.3.3	Embedded reset and power control block characteristics	68
		6.3.4	Embedded voltage reference	70
		6.3.5	Supply current characteristics	72
		6.3.6	Wakeup time from low-power modes and voltage scaling transition times	89
		6.3.7	External clock source characteristics	92
		6.3.8	Internal clock source characteristics	95
		6.3.9	PLL characteristics	. 102
		6.3.10	Flash memory characteristics	. 103
		6.3.11	EMC characteristics	. 104
		6.3.12	Electrical sensitivity characteristics	. 105
		6.3.13	I/O current injection characteristics	. 106
		6.3.14	I/O port characteristics	. 107
		6.3.15	NRST pin characteristics	. 112
		6.3.16	Extended interrupt and event controller input (EXTI) characteristics .	. 113
		6.3.17	Analog switches booster	. 113
		6.3.18	Analog-to-Digital converter characteristics	. 114
		6.3.19	Digital-to-Analog converter characteristics	. 127
		6.3.20	Comparator characteristics	. 132
		6.3.21	Operational amplifiers characteristics	. 133
		6.3.22	Temperature sensor characteristics	. 136
		6.3.23	Timer characteristics	. 136
		6.3.24	Communication interfaces characteristics	138
7	Pack	age info	ormation	. 149
	7.1	UFQFF	PN32 package information	. 149
	7.2	Therma	al characteristics	. 152
		7.2.1	Reference document	. 152
8	Orde	ering inf	formation	. 153



\sim	_		te		4.	_
	n	n	176	١n	ш	_

9



List of tables

Table 1.	STM32L432Kx family device features and peripheral counts	11
Table 2.	Access status versus readout protection level and execution modes	
Table 3.	STM32L432xx modes overview	21
Table 4.	Functionalities depending on the working mode	26
Table 5.	STM32L432xx peripherals interconnect matrix	28
Table 6.	DMA implementation	33
Table 7.	Temperature sensor calibration values	36
Table 8.	Internal voltage reference calibration values	36
Table 9.	Timer feature comparison	38
Table 10.	I2C implementation	43
Table 11.	STM32L432xx USART/LPUART features	44
Table 12.	SAI implementation	47
Table 13.	Legend/abbreviations used in the pinout table	51
Table 14.	STM32L432xx pin definitions	52
Table 15.	Alternate function AF0 to AF7	55
Table 16.	Alternate function AF8 to AF15	
Table 17.	STM32L432xx memory map and peripheral register boundary addresses	60
Table 18.	Voltage characteristics	65
Table 19.	Current characteristics	66
Table 20.	Thermal characteristics	66
Table 21.	General operating conditions	
Table 22.	Operating conditions at power-up / power-down	68
Table 23.	Embedded reset and power control block characteristics	68
Table 24.	Embedded internal voltage reference	70
Table 25.	Current consumption in Run and Low-power run modes, code with data processing	
	running from Flash, ART enable (Cache ON Prefetch OFF)	73
Table 26.	Current consumption in Run and Low-power run modes, code with data processing	
	running from Flash, ART disable	74
Table 27.	Current consumption in Run and Low-power run modes, code with data processing	
		75
Table 28.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from Flash, ART enable (Cache ON Prefetch OFF)	76
Table 29.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from Flash, ART disable	77
Table 30.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from SRAM1	
Table 31.	Current consumption in Sleep and Low-power sleep modes, Flash ON	
Table 32.	Current consumption in Low-power sleep modes, Flash in power-down	
Table 33.	Current consumption in Stop 2 mode	
Table 34.	Current consumption in Stop 1 mode	
Table 35.	Current consumption in Stop 0	
Table 36.	Current consumption in Standby mode	
Table 37.	Current consumption in Shutdown mode	
Table 38.	Peripheral current consumption	
Table 39.	Low-power mode wakeup timings	
Table 40.	Regulator modes transition times	
Table 41.	Wakeup time using USART/LPUART	
Table 42.	High-speed external user clock characteristics	92



List of tables

Table 43.	Low-speed external user clock characteristics	93
Table 44.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	94
Table 45.	HSI16 oscillator characteristics	95
Table 46.	MSI oscillator characteristics	
Table 47.	HSI48 oscillator characteristics	100
Table 48.	LSI oscillator characteristics	101
Table 49.	PLL, PLLSAI1 characteristics	102
Table 50.	Flash memory characteristics	
Table 51.	Flash memory endurance and data retention	
Table 52.	EMS characteristics	
Table 53.	EMI characteristics	
Table 54.	ESD absolute maximum ratings	
Table 55.	Electrical sensitivities	
Table 56.	I/O current injection susceptibility	
Table 57.	I/O static characteristics	
Table 58.	Output voltage characteristics	
Table 59.	I/O AC characteristics	
Table 60.	NRST pin characteristics	
Table 61.	EXTI Input Characteristics	
Table 62.	Analog switches booster characteristics	
Table 63.	ADC characteristics	
Table 64.	Maximum ADC RAIN	
Table 65.	ADC accuracy - limited test conditions 1	
Table 66.	ADC accuracy - limited test conditions 2	
Table 67.	ADC accuracy - limited test conditions 3	
Table 68.	ADC accuracy - limited test conditions 4	
Table 69.	DAC characteristics	
Table 70.	DAC accuracy	
Table 71.	COMP characteristics	
Table 72.	OPAMP characteristics	
Table 73.	TS characteristics	
Table 74.	TIMx characteristics	
Table 75.	IWDG min/max timeout period at 32 kHz (LSI)	
Table 76.	WWDG min/max timeout value at 80 MHz (PCLK)	
Table 77.	I2C analog filter characteristics	
Table 78.	SPI characteristics	
Table 79.	Quad SPI characteristics in SDR mode	
Table 80.	QUADSPI characteristics in DDR mode	
Table 81.	SAI characteristics	
Table 82.	USB electrical characteristics	
Table 83.	SWPMI electrical characteristics	
Table 84.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package mechanical data	150
Table 85.	Package thermal characteristics	
Table 86.	STM32L432xx ordering information scheme	
Table 87.	Document revision history	
-	,	



List of figures

Figure 1.	STM32L432xx block diagram
igure 2.	Power supply overview
igure 3.	Power-up/down sequence
igure 4.	Clock tree
igure 5.	STM32L432Kx UFQFPN32 pinout ⁽¹⁾
igure 6.	STM32L432xx memory map
igure 7.	Pin loading conditions
igure 8.	Pin input voltage
igure 9.	Power supply scheme
igure 10.	Current consumption measurement scheme
igure 11.	VREFINT versus temperature71
igure 12.	High-speed external clock source AC timing diagram
igure 13.	Low-speed external clock source AC timing diagram93
igure 14.	Typical application with a 32.768 kHz crystal
igure 15.	HSI16 frequency versus temperature
igure 16.	Typical current consumption versus MSI frequency
igure 17.	HSI48 frequency versus temperature
igure 18.	I/O input characteristics
igure 19.	I/O AC characteristics definition ⁽¹⁾
igure 20.	Recommended NRST pin protection
igure 21.	ADC accuracy characteristics
igure 22.	Typical connection diagram using the ADC
igure 23.	12-bit buffered / non-buffered DAC129
igure 24.	SPI timing diagram - slave mode and CPHA = 0
igure 25.	SPI timing diagram - slave mode and CPHA = 1
igure 26.	SPI timing diagram - master mode
igure 27.	Quad SPI timing diagram - SDR mode144
igure 28.	Quad SPI timing diagram - DDR mode144
igure 29.	SAI master timing waveforms
igure 30.	SAI slave timing waveforms
igure 31.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat
	package outline149
igure 32.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat
	package recommended footprint
Figure 33.	UFQFPN32 marking (package top view)



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L432xx microcontrollers.

This document should be read in conjunction with the STM32L43xxx/44xxx/45xxx/46xxx reference manual (RM0394). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the Arm^{®(a)} Cortex[®]-M4 core, please refer to the Cortex[®]-M4 Technical Reference Manual, available from the www.arm.com website.





 \Box

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2 Description

The STM32L432xx devices are the ultra-low-power microcontrollers based on the high-performance Arm[®] Cortex[®]-M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all Arm[®] single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32L432xx devices embed high-speed memories (Flash memory up to 256 Kbyte, 64 Kbyte of SRAM), a Quad SPI flash memories interface and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The STM32L432xx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and Firewall.

The devices offer a fast 12-bit ADC (5 Msps), two comparators, one operational amplifier, two DAC channels, a low-power RTC, one general-purpose 32-bit timer, one 16-bit PWM timer dedicated to motor control, four general-purpose 16-bit timers, and two 16-bit low-power timers.

In addition, up to 3 capacitive sensing channels are available.

They also feature standard and advanced communication interfaces.

- Two I2Cs
- Two SPIs
- Two USARTs and one Low-Power UART.
- One SAI (Serial Audio Interfaces)
- One CAN
- One USB full-speed device crystal less
- One SWPMI (Single Wire Protocol Master Interface)

The STM32L432xx operates in the -40 to +85 $^{\circ}$ C (+105 $^{\circ}$ C junction), -40 to +105 $^{\circ}$ C (+125 $^{\circ}$ C junction) and -40 to +125 $^{\circ}$ C (+130 $^{\circ}$ C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMP and comparators

The STM32L432xx family offers a single 32-pin package.

Table 1. STM32L432Kx family device features and peripheral counts

Peripheral	STM32L432Kx		
Flash memory	256KB		
SRAM	64KB		
Quad SPI	Yes		



DS11451 Rev 4 11/156

Table 1. STM32L432Kx family device features and peripheral counts (continued)

	Peripheral	STM32L432Kx			
	Advanced control	1 (16-bit)			
	General purpose	2 (16-bit) 1 (32-bit)			
T:	Basic	2 (16-bit)			
Timers	Low -power	2 (16-bit)			
	SysTick timer	1			
	Watchdog timers (independent, window)	2			
	SPI	2			
	I ² C	2			
	USART	2			
O into of	LPUART	1			
Comm. interfaces	SAI	1			
	CAN	1			
	USB FS	Yes ⁽¹⁾			
	SWPMI	Yes			
RTC	,	Yes			
Tamper pins		1			
Random generator		Yes			
GPIOs		26			
Wakeup pins		2			
Capacitive sensing Number of channels		3			
12-bit ADC Number of channels		1 10			
12-bit DAC channe	els	2			
Analog comparato	r	2			
Operational amplifiers		1			
Max. CPU frequency		80 MHz			
Operating voltage		1.71 to 3.6 V			
Operating temperature		Ambient operating temperature: -40 to 85 °C / -40 to 105 °C / -40 to 125 °C Junction temperature: -40 to 105 °C / -40 to 125 °C / -40 to 130 °C			
Packages		UFQFPN32			
1 ackayes		OI QI I NOZ			

^{1.} There is no VDDUSB pin. V_{DDUSB} is connected internally at V_{DD}. To be functional, V_{DD} must be equal to 3.3 V (+/- 10%).




Figure 1. STM32L432xx block diagram

Note: AF: alternate function on I/O pins.



3 Functional overview

3.1 Arm[®] Cortex[®]-M4 core with FPU

The Arm[®] Cortex[®]-M4 with FPU processor is the latest generation of Arm[®] processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm[®] Cortex[®]-M4 with FPU 32-bit RISC processor features exceptional codeefficiency, delivering the high-performance expected from an Arm[®] core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded Arm[®] core, the STM32L432xx family is compatible with all Arm[®] tools and software.

Figure 1 shows the general block diagram of the STM32L432xx family devices.

3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-standard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor near 100 DMIPS performance at 80MHz, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 64-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 80 MHz.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.



3.4 Embedded Flash memory

STM32L432xx devices feature up to 256 Kbyte of embedded Flash memory available for storing programs and data in single bank architecture. The Flash memory contains 128 pages of 2 Kbyte.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
 - Level 2: chip readout protection: debug features (Cortex-M4 JTAG and serial wire), boot in RAM and bootloader selection are disabled (JTAG fuse). This selection is irreversible.

Area	Protection	User execution			Debug, boot from RAM or boot from system memory (loader)		
	level	Read	Write	Erase	Read	Write	Erase
Main	1	Yes	Yes	Yes	No	No	No
memory	2	Yes	Yes	Yes	N/A	N/A	N/A
System	1	Yes	No	No	Yes	No	No
memory	2	Yes	No	No	N/A	N/A	N/A
Option	1	Yes	Yes	Yes	Yes	Yes	Yes
bytes	2	Yes	No	No	N/A	N/A	N/A
Backup	1	Yes	Yes	N/A ⁽¹⁾	No	No	N/A ⁽¹⁾
registers	2	Yes	Yes	N/A	N/A	N/A	N/A
SRAM2	1	Yes	Yes	Yes ⁽¹⁾	No	No	No ⁽¹⁾
SNAWZ	2	Yes	Yes	Yes	N/A	N/A	N/A

^{1.} Erased when RDP change from Level 1 to Level 0.

- Write protection (WRP): the protected area is protected against erasing and programming. Two areas can be selected, with 2-Kbyte granularity.
- Proprietary code readout protection (PCROP): a part of the flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU, as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. The PCROP area granularity is 64-bit wide. An additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.



DS11451 Rev 4 15/156

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection.
- The address of the ECC fail can be read in the ECC register

3.5 Embedded SRAM

STM32L432xx devices feature 64 Kbyte of embedded SRAM. This SRAM is split into two blocks:

- 48 Kbyte mapped at address 0x2000 0000 (SRAM1)
- 16 Kbyte located at address 0x1000 0000 with hardware parity check (SRAM2).

This memory is also mapped at address 0x2000 C000, offering a contiguous address space with the SRAM1 (16 Kbyte aliased by bit band)

This block is accessed through the ICode/DCode buses for maximum performance.

These 16 Kbyte SRAM can also be retained in Standby mode.

The SRAM2 can be write-protected with 1 Kbyte granularity.

The memory can be accessed in read/write at CPU clock speed with 0 wait states.

Firewall 3.6

The device embeds a Firewall which protects code sensitive and secure data from any access performed by a code executed outside of the protected areas.

Each illegal access generates a reset which kills immediately the detected intrusion.

The Firewall main features are the following:

- Three segments can be protected and defined thanks to the Firewall registers:
 - Code segment (located in Flash or SRAM1 if defined as executable protected area)
 - Non-volatile data segment (located in Flash)
 - Volatile data segment (located in SRAM1)
- The start address and the length of each segments are configurable:
 - Code segment: up to 1024 Kbyte with granularity of 256 bytes
 - Non-volatile data segment: up to 1024 Kbyte with granularity of 256 bytes
 - Volatile data segment: up to 48 Kbyte with a granularity of 64 bytes
- Specific mechanism implemented to open the Firewall to get access to the protected areas (call gate entry sequence)
- Volatile data segment can be shared or not with the non-protected code
- Volatile data segment can be executed or not depending on the Firewall configuration

The Flash readout protection must be set to level 2 in order to reach the expected level of protection.



3.7 Boot modes

At startup, BOOT0 pin or nSWBOOT0 option bit, and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

BOOT0 value may come from the PH3-BOOT0 pin or from an option bit depending on the value of a user option bit to free the GPIO pad if needed.

A Flash empty check mechanism is implemented to force the boot from system flash if the first flash memory location is not programmed and if the boot selection is configured to boot from main flash.

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI or USB FS in Device mode through DFU (device firmware upgrade).

3.8 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.9 Power supply management

3.9.1 Power supply schemes

- V_{DD} = 1.71 to 3.6 V: external power supply for I/Os (V_{DDIO1}), the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD pins.
- V_{DDA} = 1.62 V (ADCs/COMPs) / 1.8 (DAC/OPAMP) to 3.6 V: external analog power supply for ADCs, DAC, OPAMPs, Comparators and Voltage reference buffer. The V_{DDA} voltage level is independent from the V_{DD} voltage.

Note: When the functions supplied by V_{DDA} or V_{DDUSB} are not used, these supplies should preferably be shorted to V_{DD} .

Note: If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5 V tolerant (refer to Table 18: Voltage characteristics).

Note: V_{DDIOX} is the I/Os general purpose digital functions supply. V_{DDIOX} represents V_{DDIO1} , with $V_{DDIO1} = V_{DD}$.



DS11451 Rev 4 17/156




Figure 2. Power supply overview

During power-up and power-down phases, the following power sequence requirements must be respected:

- When V_{DD} is below 1 V, other power supplies (V_{DDA}) must remain below V_{DD} + 300 mV
- When V_{DD} is above 1 V, all power supplies are independent.

During the power-down phase, V_{DD} can temporarily become lower than other supplies only if the energy provided to the MCU remains below 1 mJ; this allows external decoupling capacitors to be discharged with different time constants during the power- down transient phase.




Figure 3. Power-up/down sequence

V_{DDX} refers to V_{DDA}.

3.9.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes except Shutdown and ensuring proper operation after power-on and during power down. The device remains in reset mode when the monitored supply voltage V_{DD} is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An interrupt can be generated when V_{DD} drops below the VPVD threshold and/or when V_{DD} is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a Peripheral Voltage Monitor which compares the independent supply voltage V_{DDA} with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

3.9.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the 16 Kbyte SRAM2 in Standby with SRAM2 retention.
- Both regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32L432xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic (V_{CORE}) can be adjusted according to the system's maximum operating frequency.

There are two power consumption ranges:

- Range 1 with the CPU running at up to 80 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also limited to 26 MHz.

The V_{CORE} can be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode.

 Low-power run mode with the CPU running at up to 2 MHz. Peripherals with independent clock can be clocked by HSI16.

3.9.4 Low-power modes

The ultra-low-power STM32L432xx supports seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources.

577

≥
<u>©</u>
7
9
ž
0
S
g
ŏ
Ĕ
ב
0
ત
ಞ
7
7
3
≥
<u>;</u>
ഗ
က်
Φ
₫
ਕ
\vdash

-) Wakeup time	VIV.	18/24	to Range 1: 4 µs to Range 2: 64 µs	90000	20000	6 cycles	2.4 µs in SRAM 4.1 µs in Flash
	Consumption ⁽³⁾	97 µA/MHz	84 µA/MHz	94 µA/MHz	28 µA/MHz	26 µA/MHz	29 µA/MHz	108 µA
view	Wakeup source	V)N	Y/N	V/A	Any interrupt or	event	Any interrupt or event	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=1,2) USARTx (x=1,2)(6) LPUART1(6) I2Cx (x=1,3) ⁽⁷⁾ LPTIMx (x=1,2) USB_FS(8) SWPMI1(9)
Table 3. STM32L432xx modes overview	DMA & Peripherals ⁽²⁾	All	All except USB_FS, RNG	All except USB_FS, RNG	All	All except USB_FS, RNG	All except USB_FS, RNG	BOR, PVD, PVM RTC, IWDG COMPx (x=1,2) DAC1 OPAMPx (x=1,2) USARTx (x=1,2) ⁽⁶⁾ LPUART1 ⁽⁶⁾ 12Cx (x=1,3) ⁽⁷⁾ LPTIMx (x=1,2) *** All other peripherals are frozen.
ble 3. S	SRAM Clocks	Any Any except			Λάγ	È	Any except PLL	rsi LSE
_ a		NO		NO	(5)NO	200	ON(5)	NO
	Flash	ON ⁽⁴⁾		ON ⁽⁴⁾		5	ON ⁽⁴⁾	OFF
	CPU	>	<u> </u>	Yes	2	2	o N	o Z
	Regulator ⁽¹⁾	MR range 1	MR range2	LPR	MR range 1	MR range2	LPR	MR Range 1
	Mode	G.		LPRun	Cloop	0,000	LPSleep	Stop 0



Table 3. STM32L432xx modes overview (continued)

			•	able c.	0 Ni 041	Iable J. STINGEL43ZAA IIIOUES OVEIVIEW (COITIIIUEU)	collinaea)		
Mode	Regulator ⁽¹⁾	CPU	Flash	sh SRAM Clocks	Clocks	DMA & Peripherals ⁽²⁾	Wakeup source	Consumption ⁽³⁾	Wakeup time
Stop 1	LPR	o Z	Off	NO	rsi Lse	BOR, PVD, PVM RTC, IWDG COMPx (x=1,2) DAC1 OPAMPx (x=1) USARTx (x=1,2) ⁽⁶⁾ LPUART1 ⁽⁶⁾ I2Cx (x=1,3) ⁽⁷⁾ LPTIMx (x=1,2) LPTIMx (x=1,2) **** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=1.2) USARTx (x=1,2) ⁽⁶⁾ LPUART1 ⁽⁶⁾ I2Cx (x=1,3) ⁽⁷⁾ LPTIMx (x=1,2) USB_FS ⁽⁸⁾ SWPMI1 ⁽⁹⁾	4.34 µA w/o RTC 4.63 µA w RTC	6.3 µs in SRAM 7.8 µs in Flash
Stop 2	LPR	o Z) Jo	N O	LSE	BOR, PVD, PVM RTC, IWDG COMPx (x=12) I2C3 ⁽⁷⁾ LPUART1 ⁽⁶⁾ LPTIM1 *** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=12) I2C3 ⁽⁷⁾ LPUART1 ⁽⁶⁾ LPTIM1	1.3 µA w/o RTC 1.4 µA w/RTC	6.8 µs in SRAM 8.2 µs in Flash



_
ned)
ntin
<u></u> 8
verview
0
modes
$\overline{}$
32X)
32L4
STM32
ယ လ
able

Mode	Regulator ⁽¹⁾	CPU	Flash	SRAM	SRAM Clocks	DMA & Peripherals ⁽²⁾	Wakeup source	Consumption ⁽³⁾	Wakeup time
	LPR			SRAM 2 ON		BOR, RTC, IWDG ***		0.20 µA w/o RTC 0.46 µA w/ RTC	
Standby	OFF	Power ed Off	₩	Power	LSE	All other peripherals are powered off.	Keset pin 5 I/Os (WKUPx) ⁽¹⁰⁾ BOR, RTC, IWDG	0.03 µA w/o RTC	12.2 µs
				JJ O		I/O configuration can be floating, pull-up or pull-down		0.29 µA w/ RTC	
						RTC ***			
Shutdown	OFF	Power ed Off	₩	Power ed	LSE	All other peripherals are powered off.	Reset pin 5 I/Os (WKUPx) ⁽¹⁰⁾	0.01 µA w/o RTC 0.20 µA w/ RTC	262 µs
				5		I/O configuration can be floating, pull-up or pull-down ⁽¹¹⁾	NTC C	-	

LPR means Main regulator is OFF and Low-power regulator is ON.

2. All peripherals can be active or clock gated to save power consumption.

Typical current at V_{DD} = 1.8 V, 25°C. Consumptions values provided running from SRAM, Flash memory Off, 80 MHz in Range 1, 26 MHz in Range 2, 2 MHz in LPRun/LPSleep.

. The Flash memory can be put in power-down and its clock can be gated off when executing from SRAM.

The SRAM1 and SRAM2 clocks can be gated on or off independently.

U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.

7. 12C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.

3. USB_FS wakeup by resume from suspend and attach detection protocol event.

3. SWPMI1 wakeup by resume from suspend.

10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.

I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.



By default, the microcontroller is in Run mode after a system or a power Reset. It is up to the user to select one of the low-power modes described below:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Low-power run mode

This mode is achieved with V_{CORE} supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

• Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the low-power run mode.

Stop 0, Stop 1 and Stop 2 modes

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the V_{CORE} domain are stopped, the PLL, the MSI RC and the HSI16 RC are disabled. The LSE or LSI is still running.

The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode to detect their wakeup condition.

Three Stop modes are available: Stop 0, Stop 1 and Stop 2 modes. In Stop 2 mode, most of the V_{CORF} domain is put in a lower leakage mode.

Stop 1 offers the largest number of active peripherals and wakeup sources, a smaller wakeup time but a higher consumption than Stop 2. In Stop 0 mode, the main regulator remains ON, allowing a very fast wakeup time but with much higher consumption.

The system clock when exiting from Stop 0, Stop 1 or Stop 2 modes can be either MSI up to 48 MHz or HSI16, depending on software configuration.

Standby mode

The Standby mode is used to achieve the lowest power consumption with BOR. The internal regulator is switched off so that the V_{CORE} domain is powered off. The PLL, the MSI RC and the HSI16 RC are also switched off.

The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

The brown-out reset (BOR) always remains active in Standby mode.

The state of each I/O during standby mode can be selected by software: I/O with internal pull-up, internal pull-down or floating.

After entering Standby mode, SRAM1 and register contents are lost except for registers in the Backup domain and Standby circuitry. Optionally, SRAM2 can be retained in Standby mode, supplied by the low-power Regulator (Standby with SRAM2 retention mode).

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper) or a failure is detected on LSE (CSS on LSE).

The system clock after wakeup is MSI up to 8 MHz.

5

Shutdown mode

The Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off so that the V_{CORE} domain is powered off. The PLL, the HSI16, the MSI and the LSI oscillators are also switched off.

The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC).

The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode, therefore the switch to Backup domain is not supported.

SRAM1, SRAM2 and register contents are lost except for registers in the Backup domain.

The device exits Shutdown mode when an external reset (NRST pin), a WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper).

The system clock after wakeup is MSI at 4 MHz.



DS11451 Rev 4 25/156

Table 4. Functionalities depending on the working mode⁽¹⁾

				penam		0/1	Sto			dby	Shut	dow
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability
CPU	Y	-	Y	-	-	-	-	-	-	-	-	-
Flash memory (up to 256 KB)	O ⁽²⁾	O ⁽²⁾	O ⁽²⁾	O ⁽²⁾	ı	-	-	-	-	-	ı	-
SRAM1 (48 KB)	Y	Y ⁽³⁾	Y	Y ⁽³⁾	Υ	-	Υ	-	-	-	-	-
SRAM2 (16 KB)	Υ	Y ⁽³⁾	Υ	Y ⁽³⁾	Υ	-	Υ	-	O ⁽⁴⁾	-	-	-
Quad SPI	0	0	0	0	ı	-	-	-	-	-	ı	-
Backup Registers	Y	Υ	Υ	Υ	Υ	-	Υ	-	Υ	-	Υ	-
Brown-out reset (BOR)	Υ	Υ	Y	Y	Y	Y	Y	Y	Y	Y	1	-
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	0	0	-	-	-	-
Peripheral Voltage Monitor (PVMx; x=1,3,4)	0	0	0	0	0	0	0	0	-	-	-	-
DMA	0	0	0	0	-	-	-	-	-	-	-	-
High Speed Internal (HSI16)	0	0	0	0	(5)	-	(5)	-	-	-	-	-
Oscillator RC48	0	0	-	-	-	-	-	-	-	-	-	-
High Speed External (HSE)	0	0	0	0	-	-	-	-	-	-	-	-
Low Speed Internal (LSI)	0	0	0	0	0	-	0	-	0	-	-	-
Low Speed External (LSE)	0	0	0	0	0	-	0	-	0	-	0	-
Multi-Speed Internal (MSI)	0	0	0	0	ı	-	-	-	-	-	ı	-
Clock Security System (CSS)	0	0	0	0	1	-	-	-	-	-	-	-
Clock Security System on LSE	0	0	0	0	0	0	0	0	0	0	-	-
RTC / Auto wakeup	0	0	0	0	0	0	0	0	0	0	0	0
Number of RTC Tamper pins	1	1	1	1	1	0	1	0	1	0	1	0
USB FS	O ⁽⁸⁾	O ⁽⁸⁾	-	-	-	0	-	-	-	-	1	-

Table 4. Functionalities depending on the working mode⁽¹⁾ (continued)

					Stop	0/1	Sto	p 2	Star	ndby	Shut	tdow
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	1	Wakeup capability	,	Wakeup capability	-	Wakeup capability
USARTx (x=1,2)	0	0	0	0	O ⁽⁶⁾	O ⁽⁶⁾	ı	-	ı	-	-	-
Low-power UART (LPUART)	0	0	0	0	O ⁽⁶⁾	O ⁽⁶⁾	O ⁽⁶⁾	O ⁽⁶⁾	-	-	-	-
I2Cx (x=1)	0	0	0	0	O ⁽⁷⁾	O ⁽⁷⁾	-	-	-	-	-	-
I2C3	0	0	0	0	O ⁽⁷⁾	O ⁽⁷⁾	O ⁽⁷⁾	O ⁽⁷⁾	-	-	-	-
SPIx (x=1,3)	0	0	0	0	-	-	-	-	-	-	-	-
CAN	0	0	0	0	-	-	-	-	-	-	-	-
SWPMI1	0	0	0	0	-	0	-	-	-	-	-	-
SAIx (x=1)	0	0	0	0	-	-	-	-	-	-	-	-
ADCx (x=1)	0	0	0	0	-	-	-	-	-	-	-	-
DAC1	0	0	0	0	0	-	-	-	-	-	-	-
OPAMPx (x=1)	0	0	0	0	0	-	-	-	-	-	-	-
COMPx (x=1,2)	0	0	0	0	0	0	0	0	-	-	-	-
Temperature sensor	0	0	0	0	-	-	-	-	-	-	-	-
Timers (TIMx)	0	0	0	0	-		-	-	-	-	-	-
Low-power timer 1 (LPTIM1)	0	0	0	0	0	0	0	0	-	-	-	-
Low-power timer 2 (LPTIM2)	0	0	0	0	0	0	-	-	-	-	-	-
Independent watchdog (IWDG)	0	0	0	0	0	0	0	0	0	0	-	-
Window watchdog (WWDG)	0	0	0	0	-	-	-	-	-	-	-	-
SysTick timer	0	0	0	0	-	-	-	-	-	-	-	-
Touch sensing controller (TSC)	0	0	0	0	-	-	-	-	-	-	-	-
Random number generator (RNG)	O ⁽⁸⁾	O(8)	-	-	-	-	-	-	-	-	-	-
CRC calculation unit	0	0	0	0	-	-	-	-	-	-	-	-
GPIOs	0	0	0	0	0	0	0	0	(9)	2 pins (10)	(11)	2 pins (10)



- Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). = Not available.
- 2. The Flash can be configured in power-down mode. By default, it is not in power-down mode.
- 3. The SRAM clock can be gated on or off.
- 4. SRAM2 content is preserved when the bit RRS is set in PWR CR3 register.
- 5. Some peripherals with wakeup from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
- UART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
- I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- 8. Voltage scaling Range 1 only.
- 9. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PA2.
- 11. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

3.9.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disable). In addition, the internal reset pull-up is deactivated when the reset source is internal.

3.10 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, low-power run and sleep, Stop 0, Stop 1 and Stop 2 modes.

Table 5. STM32L432xx peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Low-power sleep	Stop 0 / Stop 1	Stop 2
	TIMx	Timers synchronization or chaining	Υ	Υ	Υ	Υ	-	-
TIMx	ADCx DAC1	Conversion triggers	Υ	~	Υ	Υ	-	-
	DMA	Memory to memory transfer trigger	Υ	Υ	Υ	Υ	-	-
	COMPx	Comparator output blanking	Υ	Υ	Υ	Υ	-	-
TIM15/TIM16	IRTIM	Infrared interface output generation	Υ	Υ	Υ	Υ	-	-



Table 5. STM32L432xx peripherals interconnect matrix (continued)

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Low-power sleep	Stop 0 / Stop 1	Stop 2
COMPx	TIM1 TIM2	Timer input channel, trigger, break from analog signals comparison	Υ	Υ	Υ	Υ	-	-
COMPX	LPTIMERX	Low-power timer triggered by analog signals comparison	Υ	Υ	Υ	Υ	Υ	Y (1)
ADCx	TIM1	Timer triggered by analog watchdog	Υ	Υ	Υ	Υ	-	-
	TIM16	Timer input channel from RTC events	Υ	Υ	Υ	Υ	-	-
RTC	LPTIMERx	Low-power timer triggered by RTC alarms or tampers	Υ	Υ	Υ	Υ	Υ	Y (1)
All clocks sources (internal and external)	TIM2 TIM15, 16	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Υ	-	-
USB	TIM2	Timer triggered by USB SOF	Υ	Υ	-	-	-	-
CSS CPU (hard fault) RAM (parity error) Flash memory (ECC error) COMPx PVD	TIM1 TIM15,16	Timer break	Y	Y	Y	~	1	1
	TIMx	External trigger	Υ	Υ	Υ	Υ	-	-
GPIO	LPTIMERx	External trigger	Υ	Υ	Υ	Υ	Υ	Y (1)
55	ADCx DAC1	Conversion external trigger	Υ	>	>	Υ	ı	-

^{1.} LPTIM1 only.



3.11 Clocks and startup

The clock controller (see *Figure 4*) distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: four different clock sources can be used to drive the master clock SYSCLK:
 - High Speed External clock (HSE) can supply a PLL.
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 12 frequencies from 100 kHz to 48 MHz. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be automatically trimmed by hardware to reach better than ±0.25% accuracy. In this mode the MSI can feed the USB device. The MSI can supply a PLL.
 - System PLL which can be fed by HSE, HSI16 or MSI, with a maximum frequency at 80 MHz.
- RC48 with clock recovery system (HSI48): internal RC48 MHz clock source can be used to drive the USB or the RNG peripherals. This clock can be output on the MCO.
- Auxiliary clock source: two ultralow-power clock sources that can be used to drive the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for an external clock.
 - 32 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock accuracy is ±5% accuracy.
- Peripheral clock sources: Several peripherals (USB, RNG, SAI, USARTs, I2Cs, LPTimers, ADC, SWPMI) have their own independent clock whatever the system clock. Two PLLs, each having three independent outputs allowing the highest flexibility, can generate independent clocks for the ADC, the USB/RNG and the SAI.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 4 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI16 and a software



interrupt is generated if enabled. LSE failure can also be detected and generated an interrupt.

- Clock-out capability:
 - MCO: microcontroller clock output: it outputs one of the internal clocks for external use by the application. Low frequency clocks (LSI, LSE) are available down to Stop 1 low power state.
 - LSCO: low speed clock output: it outputs LSI or LSE in all low-power modesdown to Standby mode. LSE can also be output on LSCO in Shutdown mode. LSCO is not available in VBAT mode.

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 80 MHz.



DS11451 Rev 4 31/156

Figure 4. Clock tree to IWDG LSI RC 32 kHz LSCO to RTC OSC32 OUT LSE OSC /32 OSC32_IN LSE LSI HSE to PWR SYSCLK MCO / 1→16 MSI HSI16 to AHB bus, core, memory and DMA Clock HSI48 source HCLK FCLK Cortex free running clock AHB PRESC PLLCLK control / 1,2,..512 CK_IN to Cortex system timer HSE Clock detector MSI SYSCLK HSI16 APB1 PRESC / 1,2,4,8,16 to APB1 peripherals x1 or x2 to TIMx 16 MHz x=2,6,7LSE HSI16 SYSCLK to USARTx x=2..3 to LPUART1 HSI16-SYSCLK-MSI RC 100 kHz – 48 MHz to I2Cx x=1,2,3 LSI LSE HSI16 to LPTIMx HSI16to SWPMI PCLK2 HSI16 PLL / M APB2 PRESC HSE to APB2 peripherals PLLSAI1CLK vco F_{vcc} / 1,2,4,8,16 / P PLL48M1CLK /Q x1 or x2 to TIMx PLLCLK / R x=1,15,16 LSE HSI16 SYSCLK to USART1 PLLSAI1 PLLSAI2CLK VCO F_{VCO} / P PLL48M2CLK /Q PLLADC1CLK to ADC SYSCLK HSI RC 48 MHz HSI16 MSI CRS 48 MHz clock to USB, RNG HSI16 to SAI1 SAI1_EXTCLK



MSv39217V4

3.12 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.13 Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to *Table 6: DMA implementation* for the features implementation.

Direct memory access (DMA) is used in order to provide high-speed data transfer between peripherals and memory as well as memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps CPU resources free for other operations.

The two DMA controllers have 14 channels in total, each dedicated to managing memory access requests from one or more peripherals. Each has an arbiter for handling the priority between DMA requests.

The DMA supports:

- 14 independently configurable channels (requests)
- Each channel is connected to dedicated hardware DMA requests, software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are software programmable (4 levels consisting of very high, high, medium, low) or hardware in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA Half Transfer, DMA Transfer complete and DMA Transfer Error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory and memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

Table 6. DMA implementation

DMA features	DMA1	DMA2
Number of regular channels	7	7



3.14 Interrupts and events

3.14.1 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 61 maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M4.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.14.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 34 edge detector lines used to generate interrupt/event requests and wake-up the system from Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 26 GPIOs can be connected to the 16 external interrupt lines.

3.15 Analog to digital converter (ADC)

The device embeds a successive approximation analog-to-digital converter with the following features:

- 12-bit native resolution, with built-in calibration
- 5.33 Msps maximum conversion rate with full resolution
 - Down to 18.75 ns sampling time
 - Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit resolution)
- Up to 10 external channels.
- 4 internal channels: internal reference voltage, temperature sensor, DAC1_OUT1 and DAC1_OUT2.
- Single-ended and differential mode inputs
- Low-power design
 - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
 - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
 - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
 - ADC supports multiple trigger inputs for synchronization with on-chip timers and external signals
 - Results stored into data register or in RAM with DMA controller support
 - Data pre-processing: left/right alignment and per channel offset compensation
 - Built-in oversampling unit for enhanced SNR
 - Channel-wise programmable sampling time
 - Three analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
 - Hardware assistant to prepare the context of the injected channels to allow fast context switching

3.15.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1_IN17 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

577

DS11451 Rev 4 35/156

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75A8 - 0x1FFF 75A9
TS_CAL2	TS ADC raw data acquired at a temperature of 130 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75CA - 0x1FFF 75CB

Table 7. Temperature sensor calibration values

3.15.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and Comparators. VREFINT is internally connected to the ADC1_IN0 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 8. Internal voltage reference calibration values

Calibration value name	Description	Memory address
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB

3.16 Digital to analog converter (DAC)

Two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.



3.17 Comparators (COMP)

The STM32L432xx devices embed two rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers and can be also combined into a window comparator.

3.18 Operational amplifier (OPAMP)

The STM32L432xx embeds one operational amplifier with external or internal follower routing and PGA capability.

The operational amplifier features:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input

3.19 Touch sensing controller (TSC)

The touch sensing controller provides a simple solution for adding capacitive sensing functionality to any application. Capacitive sensing technology is able to detect finger presence near an electrode which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

577

DS11451 Rev 4 37/156

The main features of the touch sensing controller are the following:

- Proven and robust surface charge transfer acquisition principle
- Supports up to 3 capacitive sensing channels
- Up to 3 capacitive sensing channels can be acquired in parallel offering a very good response time
- Spread spectrum feature to improve system robustness in noisy environments
- Full hardware management of the charge transfer acquisition sequence
- Programmable charge transfer frequency
- Programmable sampling capacitor I/O pin
- Programmable channel I/O pin
- Programmable max count value to avoid long acquisition when a channel is faulty
- · Dedicated end of acquisition and max count error flags with interrupt capability
- One sampling capacitor for up to 3 capacitive sensing channels to reduce the system components
- Compatible with proximity, touchkey, linear and rotary touch sensor implementation
- Designed to operate with STMTouch touch sensing firmware library

Note:

The number of capacitive sensing channels is dependent on the size of the packages and subject to I/O availability.

3.20 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

3.21 Timers and watchdogs

The STM32L432xx includes one advanced control timers, up to five general-purpose timers, two basic timers, two low-power timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Table 9. Timer feature comparison

Timer type	Timer	Counter resolution type		Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
Advanced control	TIM1	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	3
General- purpose	TIM2	32-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1



Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
General- purpose	TIM16	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 9. Timer feature comparison (continued)

3.21.1 Advanced-control timer (TIM1)

The advanced-control timer can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in Section 3.21.2) using the same architecture, so the advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.



39/156

3.21.2 General-purpose timers (TIM2, TIM15, TIM16)

There are up to three synchronizable general-purpose timers embedded in the STM32L432xx (see *Table 9* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2

It is a full-featured general-purpose timer:

TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler.

This timer features 4 independent channels for input capture/output compare, PWM or one-pulse mode output. It can work with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counter can be frozen in debug mode.

It has independent DMA request generation and support quadrature encoder.

TIM15 and 16

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 has 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.21.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.

3.21.4 Low-power timer (LPTIM1 and LPTIM2)

The devices embed two low-power timers. These timers have an independent clock and are running in Stop mode if they are clocked by LSE, LSI or an external clock. They are able to wakeup the system from Stop mode.

LPTIM1 is active in Stop 0, Stop 1 and Stop 2 modes.

LPTIM2 is active in Stop 0 and Stop 1 mode.

577

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
 - Internal clock sources: LSE, LSI, HSI16 or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- Programmable digital glitch filter
- Encoder mode (LPTIM1 only)

3.21.5 Infrared interface (IRTIM)

The STM32L432xx includes one infrared interface (IRTIM). It can be used with an infrared LED to perform remote control functions. It uses TIM15 and TIM16 output channels to generate output signal waveforms on IR OUT pin.

3.21.6 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.21.7 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.21.8 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

57

DS11451 Rev 4 41/156

3.22 Real-time clock (RTC) and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- One anti-tamper detection pin with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power from the V_{DD} supply.

The backup registers are 32-bit registers used to store 128 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby or Shutdown mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.

577

3.23 Inter-integrated circuit interface (I²C)

The device embeds two I2C. Refer to *Table 10: I2C implementation* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming. Refer to Figure 4: Clock tree.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 10. I2C implementation

I2C features ⁽¹⁾	I2C1	I2C3
Standard-mode (up to 100 kbit/s)	Х	Х
Fast-mode (up to 400 kbit/s)	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х
Programmable analog and digital noise filters	Х	Х
SMBus/PMBus hardware support	Х	Х
Independent clock	Х	Х
Wakeup from Stop 0 / Stop 1 mode on address match	Х	Х
Wakeup from Stop 2 mode on address match	-	Х

1. X: supported



DS11451 Rev 4 43/156

3.24 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32L432xx devices have two embedded universal synchronous receiver transmitters (USART1 and USART2).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. They provide hardware management of the CTS and RTS signals, and RS485 Driver Enable. They are able to communicate at speeds of up to 10Mbit/s.

USART1 and USART2 also provide Smart Card mode (ISO 7816 compliant) and SPI-like communication capability.

All USART have a clock domain independent from the CPU clock, allowing the USARTx (x=1,2) to wake up the MCU from Stop mode using baudrates up to 204 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

All USART interfaces can be served by the DMA controller.

USART modes/features⁽¹⁾ **USART1 USART2** LPUART1 Hardware flow control for modem Х Х Х Х Х Continuous communication using DMA Х Multiprocessor communication Χ Χ Χ Х Х Synchronous mode Χ Χ Smartcard mode Χ Χ Single-wire half-duplex communication Х IrDA SIR ENDEC block Χ Χ Χ LIN mode Χ Dual clock domain Х Χ Χ Χ Χ Χ Wakeup from Stop 0 / Stop 1 modes Wakeup from Stop 2 mode Χ Receiver timeout interrupt Χ Χ Χ Modbus communication Χ Auto baud rate detection X (4 modes) **Driver Enable** Х Χ Χ LPUART/USART data length 7, 8 and 9 bits

Table 11. STM32L432xx USART/LPUART features

^{1.} X = supported.

3.25 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode using baudrates up to 220 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.



DS11451 Rev 4 45/156

3.26 Serial peripheral interface (SPI)

Two SPI interfaces allow communication up to 40 Mbits/s in master and up to 24 Mbits/s slave modes, in half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation.

All SPI interfaces can be served by the DMA controller.

3.27 Serial audio interfaces (SAI)

The device embeds 1 SAI. Refer to *Table 12: SAI implementation* for the features implementation. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

The SAI peripheral supports:

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out.
- Up to 16 slots available with configurable size and with the possibility to select which
 ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively.
 - Overrun and underrun detection.
 - Anticipated frame synchronization signal detection in slave mode.
 - Late frame synchronization signal detection in slave mode.
 - Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled:
 - Errors.
 - FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.



SAI features	Support ⁽¹⁾						
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	X						
Mute mode	X						
Stereo/Mono audio frame capability.	X						
16 slots	X						
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	X						
FIFO Size	X (8 Word)						
SPDIF	X						

Table 12. SAI implementation

3.28 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

- full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

3.29 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.



47/156

^{1.} X: supported

The CAN peripheral supports:

- Supports CAN protocol version 2.0 A, B Active
- Bit rates up to 1 Mbit/s
- Transmission
 - Three transmit mailboxes
 - Configurable transmit priority
- Reception
 - Two receive FIFOs with three stages
 - 14 Scalable filter banks
 - Identifier list feature
 - Configurable FIFO overrun
- Time-triggered communication option
 - Disable automatic retransmission mode
 - 16-bit free running timer
 - Time Stamp sent in last two data bytes
- Management
 - Maskable interrupts
 - Software-efficient mailbox mapping at a unique address space

3.30 Universal serial bus (USB)

The STM32L432xx devices embed a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal less operation.

3.31 Clock recovery system (CRS)

The STM32L432xx devices embed a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.



3.32 Quad SPI memory interface (QUADSPI)

The Quad SPI is a specialized communication interface targeting single, dual or quad SPI flash memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external Flash is memory mapped and is seen by the system as if it were an internal memory

Both throughput and capacity can be increased two-fold using dual-flash mode, where two Quad SPI flash memories are accessed simultaneously.

The Quad SPI interface supports:

- Three functional modes: indirect, status-polling, and memory-mapped
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
- Each of the 5 following phases can be configured independently (enable, length, single/dual/quad communication)
 - Instruction phase
 - Address phase
 - Alternate bytes phase
 - Dummy cycles phase
 - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external flash flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error

5

DS11451 Rev 4 49/156

3.33 Development support

3.33.1 Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.


3.33.2 Embedded Trace Macrocell™

The Arm[®] Embedded Trace Macrocell™ provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L432xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell™ operates with third party debugger software tools.

4 Pinouts and pin description

Figure 5. STM32L432Kx UFQFPN32 pinout⁽¹⁾



1. The above figure shows the package top view.

Table 13. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition				
Pin r	name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name					
		S	Supply pin				
Pin	type	I	Input only pin				
		I/O	Input / output pin				
		FT	5 V tolerant I/O				
		TT	3.6 V tolerant I/O				
		RST	Bidirectional reset pin with embedded weak pull-up resistor				
I/O str	ructure	Option for TT or FT I/Os					
		_f ⁽¹⁾	I/O, Fm+ capable				
		_u ⁽²⁾	I/O, with USB function supplied by V _{DDUSB}				
		_a ⁽³⁾	I/O, with Analog switch function supplied by V _{DDA}				
No	otes	Unless otherwise specified by a note, all I/Os are set as analog inputs during and after reset.					
Pin	Alternate functions	Functions selected through	GPIOx_AFR registers				
functions	Additional functions	Functions directly selected/e	enabled through peripheral registers				

- 1. The related I/O structures in *Table 14* are: FT_f, FT_fa.
- 2. The related I/O structures in Table 14 is: FT_u.
- 3. The related I/O structures in *Table 14* are: FT_a, FT_fa, TT_a.



DS11451 Rev 4 51/156

Table 14. STM32L432xx pin definitions

	Table 14. STM32L432xx pin definitions											
Pin Number	e ifter				Pin func	tions						
UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
2	PC14- OSC32_I N (PC14)	I/O	FT	(1) (2)	EVENTOUT	OSC32_IN						
3	PC15- OSC32_ OUT (PC15)	I/O	FT	(1) (2)	EVENTOUT	OSC32_OUT						
4	NRST	I/O	RST	-	-	-						
5	VDDA/VR EF+	S	-	-	-	-						
6	PA0/ CK_IN	I/O	FT_a	-	TIM2_CH1, USART2_CTS, COMP1_OUT, SAI1_EXTCLK, TIM2_ETR, EVENTOUT	OPAMP1_VINP, COMP1_INM, ADC1_IN5, RTC_TAMP2, WKUP1, CK_IN						
7	PA1	I/O	FT_a	-	TIM2_CH2, I2C1_SMBA, SPI1_SCK, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	OPAMP1_VINM, COMP1_INP, ADC1_IN6						
8	PA2	I/O	FT_a	-	TIM2_CH3, USART2_TX, LPUART1_TX, QUADSPI_BK1_NCS, COMP2_OUT, TIM15_CH1, EVENTOUT	COMP2_INM, ADC1_IN7, WKUP4, LSCO						
9	PA3	I/O	TT_a	-	TIM2_CH4, USART2_RX, LPUART1_RX, QUADSPI_CLK, SAI1_MCLK_A, TIM15_CH2, EVENTOUT	OPAMP1_VOUT, COMP2_INP, ADC1_IN8						
10	PA4	I/O	TT_a	-	SPI1_NSS, SPI3_NSS, USART2_CK, SAI1_FS_B, LPTIM2_OUT, EVENTOUT	COMP1_INM, COMP2_INM, ADC1_IN9, DAC1_OUT1						
11	PA5	I/O	TT_a	-	TIM2_CH1, TIM2_ETR, SPI1_SCK, LPTIM2_ETR, EVENTOUT	COMP1_INM, COMP2_INM, ADC1_IN10, DAC1_OUT2						
12	PA6	I/O	FT_a	-	TIM1_BKIN, SPI1_MISO, COMP1_OUT, USART3_CTS, LPUART1_CTS, QUADSPI_BK1_IO3, TIM1_BKIN_COMP2, TIM16_CH1, EVENTOUT	ADC1_IN11						



Table 14. STM32L432xx pin definitions (continued)

Pin Number					Pin func	•
UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
13	PA7	I/O	FT_fa	-	TIM1_CH1N, I2C3_SCL, SPI1_MOSI, QUADSPI_BK1_IO2, COMP2_OUT, EVENTOUT	ADC1_IN12
14	PB0	I/O	FT_a	-	TIM1_CH2N, SPI1_NSS, USART3_CK, QUADSPI_BK1_IO1, COMP1_OUT, SAI1_EXTCLK, EVENTOUT	ADC1_IN15
15	PB1	I/O	FT_a	-	TIM1_CH3N, USART3_RTS_DE, LPUART1_RTS_DE, QUADSPI_BK1_IO0, LPTIM2_IN1, EVENTOUT	COMP1_INM, ADC1_IN16
16	VSS	S	-	-	-	-
17	VDD	S	-	-	-	-
18	PA8	I/O	FT	-	MCO, TIM1_CH1, USART1_CK, SWPMI1_IO, SAI1_SCK_A, LPTIM2_OUT, EVENTOUT	-
19	PA9	I/O	FT_f	-	TIM1_CH2, I2C1_SCL, USART1_TX, SAI1_FS_A, TIM15_BKIN, EVENTOUT	-
20	PA10	I/O	FT_f	-	TIM1_CH3, I2C1_SDA, USART1_RX, USB_CRS_SYNC, SAI1_SD_A, EVENTOUT	-
21	PA11	I/O	FT_u	-	TIM1_CH4, TIM1_BKIN2, SPI1_MISO, COMP1_OUT, USART1_CTS, CAN1_RX, USB_DM, TIM1_BKIN2_COMP1, EVENTOUT	-
22	PA12	I/O	FT_u	-	TIM1_ETR, SPI1_MOSI, USART1_RTS_DE, CAN1_TX, USB_DP, EVENTOUT	-
23	PA13 (JTMS- SWDIO)	I/O	FT	(3)	JTMS-SWDIO, IR_OUT, USB_NOE, SWPMI1_TX, SAI1_SD_B, EVENTOUT	-



Table 14. STM32L432xx pin definitions (continued)

Din	Pin Pin Pro										
Number	e fter				Pin func	tions					
UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions					
24	PA14 (JTCK- SWCLK)	I/O	FT	(3)	JTCK-SWCLK, LPTIM1_OUT, I2C1_SMBA, SWPMI1_RX, SAI1_FS_B, EVENTOUT						
25	PA15 (JTDI)	I/O	FT	(3)	JTDI, TIM2_CH1, TIM2_ETR, USART2_RX, SPI1_NSS, SPI3_NSS, USART3_RTS_DE, TSC_G3_IO1, SWPMI1_SUSPEND, EVENTOUT	-					
26	PB3 (JTDO- TRACE SWO)	I/O	FT_a	(3)	JTDO-TRACESWO, TIM2_CH2, SPI1_SCK, SPI3_SCK, USART1_RTS_DE, SAI1_SCK_B, EVENTOUT	COMP2_INM					
27	PB4 (NJTRST)	I/O	FT_fa	(3)	NJTRST, I2C3_SDA, SPI1_MISO, SPI3_MISO, USART1_CTS, TSC_G2_IO1, SAI1_MCLK_B, EVENTOUT	COMP2_INP					
28	PB5	I/O	FT	-	LPTIM1_IN1, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI, USART1_CK, TSC_G2_IO2, COMP2_OUT, SAI1_SD_B, TIM16_BKIN, EVENTOUT	-					
29	PB6	I/O	FT_fa	-	LPTIM1_ETR, I2C1_SCL, USART1_TX, TSC_G2_IO3, SAI1_FS_B, TIM16_CH1N, EVENTOUT	COMP2_INP					
30	PB7	I/O	FT_fa	-	LPTIM1_IN2, I2C1_SDA, USART1_RX, TSC_G2_IO4, EVENTOUT	COMP2_INM, PVD_IN					
31	PH3/ BOOT0	I/O	FT	-	EVENTOUT	воото					
32	VSS	S	-	-	-	-					
1	VDD	S	-	-	-	-					

PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC14 to PC15 in output mode is limited:

 The speed should not exceed 2 MHz with a maximum load of 30 pF
 These GPIOs must not be used as current sources (e.g. to drive an LED).



^{2.} After a Backup domain power-up, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the RM0394 reference manual.

After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are activated.



Table 15. Alternate function AF0 to AF7⁽¹⁾

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Po	ort	SYS_AF	TIM1/TIM2/ LPTIM1	TIM1/TIM2	USART2	12C1/I2C2/I2C3	SPI1/SPI2	SPI3	USART1/ USART2/ USART3
	PA0	-	TIM2_CH1	-	-	-	-	-	USART2_CTS
	PA1	-	TIM2_CH2	-	-	I2C1_SMBA	SPI1_SCK	-	USART2_RTS_ DE
	PA2	-	TIM2_CH3	-	-	-	-	-	USART2_TX
	PA3	-	TIM2_CH4	-	-	-	-	-	USART2_RX
	PA4	-	-	-	-	-	SPI1_NSS	SPI3_NSS	USART2_CK
	PA5	-	TIM2_CH1	TIM2_ETR	-	-	SPI1_SCK	-	-
	PA6	-	TIM1_BKIN	-	-	-	SPI1_MISO	COMP1_OUT	USART3_CTS
	PA7	-	TIM1_CH1N	-	-	I2C3_SCL	SPI1_MOSI	-	-
Port A	PA8	MCO	TIM1_CH1	-	-	-	-	-	USART1_CK
	PA9	-	TIM1_CH2	-	-	I2C1_SCL	-	-	USART1_TX
	PA10	-	TIM1_CH3	-	-	I2C1_SDA	-	-	USART1_RX
	PA11	-	TIM1_CH4	TIM1_BKIN2	-	-	SPI1_MISO	COMP1_OUT	USART1_CTS
	PA12	-	TIM1_ETR	-	-	-	SPI1_MOSI	-	USART1_RTS_ DE
	PA13	JTMS-SWDIO	IR_OUT	-	-	-	-	-	-
	PA14	JTCK-SWCLK	LPTIM1_OUT	-	-	I2C1_SMBA	-	-	-
	PA15	JTDI	TIM2_CH1	TIM2_ETR	USART2_RX	-	SPI1_NSS	SPI3_NSS	USART3_RTS_ DE

Pinouts and pin description

Table 15. Alternate function AF0 to AF7⁽¹⁾ (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Port		SYS_AF	TIM1/TIM2/ LPTIM1	TIM1/TIM2	USART2	12C1/I2C2/I2C3	SPI1/SPI2	SPI3	USART1/ USART2/ USART3
	PB0	-	TIM1_CH2N	-	-	-	SPI1_NSS	-	USART3_CK
	PB1	-	TIM1_CH3N	-	-	-	-	-	USART3_RTS_ DE
Port B	PB3	JTDO- TRACESWO	TIM2_CH2	-	-	-	SPI1_SCK	SPI3_SCK	USART1_RTS_ DE
	PB4	NJTRST	-	-	-	I2C3_SDA	SPI1_MISO	SPI3_MISO	USART1_CTS
	PB5	-	LPTIM1_IN1	-	-	I2C1_SMBA	SPI1_MOSI	SPI3_MOSI	USART1_CK
	PB6	-	LPTIM1_ETR	-	-	I2C1_SCL	-	-	USART1_TX
	PB7	-	LPTIM1_IN2	-	-	I2C1_SDA	-	-	USART1_RX
Port C	PC14	-	-	-	-	-	-	-	-
Poil C	PC15	-	-	-	-	-	-	-	-
Port H	PH3	-	-	-	-	-	-	-	-

^{1.} Please refer to *Table 16* for AF8 to AF15.





Table 16. Alternate function AF8 to AF15⁽¹⁾

		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	LPUART1	CAN1/TSC	USB/QUADSPI	-	COMP1/ COMP2/ SWPMI1	SAI1	TIM2/TIM15/ TIM16/LPTIM2	EVENTOUT
	PA0	-	-	-	-	COMP1_OUT	SAI1_EXTCLK	TIM2_ETR	EVENTOUT
	PA1	-	-	-	-	-	-	TIM15_CH1N	EVENTOUT
	PA2	LPUART1_TX	-	QUADSPI_ BK1_NCS	-	COMP2_OUT	-	TIM15_CH1	EVENTOUT
	PA3	LPUART1_RX	-	QUADSPI_CLK	-	-	SAI1_MCLK_A	TIM15_CH2	EVENTOUT
	PA4	-	-	-	-	-	SAI1_FS_B	LPTIM2_OUT	EVENTOUT
	PA5	-	-	-	-	-	-	LPTIM2_ETR	EVENTOUT
	PA6	LPUART1_CTS	-	QUADSPI_ BK1_IO3	-	TIM1_BKIN_ COMP2	-	TIM16_CH1	EVENTOUT
Port A	PA7	-	-	QUADSPI_ BK1_IO2	-	COMP2_OUT	-	-	EVENTOUT
POILA	PA8	-	-	-	-	SWPMI1_IO	SAI1_SCK_A	LPTIM2_OUT	EVENTOUT
	PA9	-	-	-	-	-	SAI1_FS_A	TIM15_BKIN	EVENTOUT
	PA10	-	-	USB_CRS_ SYNC	-	-	SAI1_SD_A	-	EVENTOUT
	PA11	-	CAN1_RX	USB_DM	-	TIM1_BKIN2_ COMP1	-	-	EVENTOUT
	PA12	-	CAN1_TX	USB_DP	-	-	-	-	EVENTOUT
	PA13	-	-	USB_NOE	-	SWPMI1_TX	SAI1_SD_B	-	EVENTOUT
	PA14	-	-	-	-	SWPMI1_RX	SAI1_FS_B	-	EVENTOUT
	PA15	-	TSC_G3_IO1	-	-	SWPMI1_ SUSPEND	-	-	EVENTOUT

Table 16. Alternate function AF8 to AF15⁽¹⁾ (continued)

				C 10. Alternate					
		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port		LPUART1	CAN1/TSC	USB/QUADSPI	-	COMP1/ COMP2/ SWPMI1	SAI1	TIM2/TIM15/ TIM16/LPTIM2	EVENTOUT
	PB0	-	-	QUADSPI_ BK1_IO1	-	COMP1_OUT	SAI1_EXTCLK	-	EVENTOUT
	PB1	LPUART1_RTS _DE	-	QUADSPI_ BK1_IO0	-	-	-	LPTIM2_IN1	EVENTOUT
Port B	PB3	-	-	-	-	-	SAI1_SCK_B	-	EVENTOUT
	PB4	-	TSC_G2_IO1	-	-	-	SAI1_MCLK_B	-	EVENTOUT
	PB5	-	TSC_G2_IO2	-	-	COMP2_OUT	SAI1_SD_B	TIM16_BKIN	EVENTOUT
	PB6	-	TSC_G2_IO3	-	-	-	SAI1_FS_B	TIM16_CH1N	EVENTOUT
	PB7	-	TSC_G2_IO4	-	-	-	-	-	EVENTOUT
Port C	PC14	-	-	-	-	-	-	-	EVENTOUT
FULC	PC15	-	-	-	-	-	-	-	EVENTOUT
Port H	PH3	-	-	-	-	-	-	-	EVENTOUT

^{1.} Please refer to *Table 15* for AF0 to AF7.



5 Memory mapping

0xFFFF FFFF 0xBFFF FFFF Reserved Cortex™-M4 0xA000 1400 with FPU 7 QUADSPI registers Internal 0xA000 1000 Peripherals 0xE000 0000 0x5FFF FFFF Reserved 6 0x5006 0C00 AHB2 0x4800 0000 0xC000 0000 Reserved 0x4002 4400 QUADSPI AHB1 registers 5 0x4002 0000 Reserved 0xA000 1000 0x4001 5800 APB2 0xA000 0000 0x4001 0000 QUADSPI Flash Reserved bank 0x4000 9800 0x9000 0000 APB1 0x4000 0000 0x1FFF FFFF 0x8000 0000 3 Reserved 0x6000 0000 0x1FFF 7810 Options Bytes 2 0x1FFF 7800 Reserved 0x1FFF 7400 Peripherals OTP area 0x4000 0000 0x1FFF 7000 System memory 1 0x1FFF 0000 SRAM2 Reserved 0x2000 C000 0x1000 4000 SRAM1 SRAM2 0x2000 0000 0x1000 0000 Reserved 0 0x0804 0000 CODE Flash memory 0x0800 0000 Reserved 0x0000 0000 0x0004 0000 Flash, system memory or SRAM, depending on BOOT configuration 0x0000 0000 Reserved MSv36892V2

Figure 6. STM32L432xx memory map

Table 17. STM32L432xx memory map and peripheral register boundary addresses⁽¹⁾

Bus	Boundary address	Size(bytes)	Peripheral
	0x5006 0800 - 0x5006 0BFF	1 KB	RNG
	0x5004 0400 - 0x5006 07FF	158 KB	Reserved
	0x5004 0000 - 0x5004 03FF	1 KB	ADC
	0x5000 0000 - 0x5003 FFFF	16 KB	Reserved
AHB2	0x4800 2000 - 0x4FFF FFFF	~127 MB	Reserved
ANDZ	0x4800 1C00 - 0x4800 1FFF	1 KB	GPIOH
	0x4800 0C00 - 0x4800 1BFF	4 KB	Reserved
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
-	0x4002 4400 - 0x47FF FFFF	~127 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	1 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	FLASH registers
АПВІ	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0800 - 0x4002 0FFF	2 KB	Reserved
	0x4002 0400 - 0x4002 07FF	1 KB	DMA2
	0x4002 0000 - 0x4002 03FF	1 KB	DMA1
	0x4001 5800 - 0x4001 FFFF	42 KB	Reserved
	0x4001 5400 - 0x4000 57FF	1 KB	SAI1
	0x4001 4800 - 0x4000 53FF	3 KB	Reserved
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
APB2	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2000 - 0x4001 2BFF	3 KB	Reserved

Table 17. STM32L432xx memory map and peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size(bytes)	Peripheral
	0x4001 1C00 - 0x4001 1FFF	1 KB	FIREWALL
	0x4001 0800- 0x4001 1BFF	5 KB	Reserved
APB2	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
APB2	0x4001 0200 - 0x4001 03FF		COMP
	0x4001 0030 - 0x4001 01FF	1 KB	Reserved
	0x4001 0000 - 0x4001 002F		SYSCFG
	0x4000 9800 - 0x4000 FFFF	26 KB	Reserved
	0x4000 9400 - 0x4000 97FF	1 KB	LPTIM2
	0x4000 8C00 - 0x4000 93FF	2 KB	Reserved
	0x4000 8800 - 0x4000 8BFF	1 KB	SWPMI1
	0x4000 8400 - 0x4000 87FF	1 KB	Reserved
	0x4000 8000 - 0x4000 83FF	1 KB	LPUART1
	0x4000 7C00 - 0x4000 7FFF	1 KB	LPTIM1
	0x4000 7800 - 0x4000 7BFF	1 KB	OPAMP
	0x4000 7400 - 0x4000 77FF	1 KB	DAC1
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 6C00 - 0x4000 6FFF	1 KB	USB SRAM
	0x4000 6800 - 0x4000 6BFF	1 KB	USB FS
	0x4000 6400 - 0x4000 67FF	1 KB	CAN1
APB1	0x4000 6000 - 0x4000 63FF	1 KB	CRS
	0x4000 5C00- 0x4000 5FFF	1 KB	I2C3
	0x4000 5800 - 0x4000 5BFF	1 KB	Reserved
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 4800 - 0x4000 53FF	3 KB	Reserved
	0x4000 4400 - 0x4000 47FF	1 KB	USART2
	0x4000 4000 - 0x4000 43FF	1 KB	Reserved
	0x4000 3C00 - 0x4000 3FFF	1 KB	SPI3
	0x4000 3400 - 0x4000 3BFF	2 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 1800 - 0x4000 27FF	4 KB	Reserved
	0x4000 1400 - 0x4000 17FF	1 KB	TIM7

Table 17. STM32L432xx memory map and peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size(bytes)	Peripheral
APB1	0x4000 1000 - 0x4000 13FF	1 KB	TIM6
	0x4000 0400- 0x4000 0FFF	3 KB	Reserved
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2

^{1.} The gray color is used for reserved boundary addresses.

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = 3$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor


The loading conditions used for pin parameter measurement are shown in *Figure 7*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 8*.



6.1.6 Power supply scheme



_. . . .

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



6.1.7 Current consumption measurement

IDD_USB

VDDUSB

VDD

IDD

VDD

IDDA

VDD

MSv41630V1

Figure 10. Current consumption measurement scheme

The I_{DD_ALL} parameters given in *Table 25* to *Table 37* represent the total MCU consumption including the current supplying V_{DD} , V_{DDA} , V_{DDUSB} and V_{BAT} .

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 18: Voltage characteristics*, *Table 19: Current characteristics* and *Table 20: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Unit **Symbol Ratings** Min Max External main supply voltage (including V V_{DDX} - V_{SS} -0.3 4.0 V_{DD} , V_{DDA} , V_{DDUSB}) $\begin{array}{l} \text{min } (\mathsf{V}_{\mathsf{DD}}, \mathsf{V}_{\mathsf{DDA}}, \mathsf{V}_{\mathsf{DDUSB}}) \\ + 4.0^{(3)(4)} \end{array}$ Input voltage on FT_xxx pins V_{SS} -0.3 $V_{IN}^{\,(2)}$ ٧ Input voltage on TT_xx pins V_{SS} -0.3 4.0 Input voltage on any other pins V_{SS} -0.3 4.0 Variations between different V_{DDX} power 50 mV $|\Delta V_{DDx}|$ pins of the same domain Variations between all the different ground 50 mV $|V_{SSx}-V_{SS}|$ pins(5)

Table 18. Voltage characteristics⁽¹⁾

- All main power (V_{DD}, V_{DDA}, V_{DDUSB},) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- V_{IN} maximum must always be respected. Refer to Table 19: Current characteristics for the maximum allowed injected current values.
- 3. This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
- 4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 5. Include VREF- pin.

Table 19. Current characteristics

Symbol	Ratings	Max	Unit
ΣIV _{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	140	
ΣIV _{SS}	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	140	
IV _{DD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
IV _{SS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	
	Output current sourced by any I/O and control pin	20	mA
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	100	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	100	
I _{INJ(PIN)} ⁽³⁾	Injected current on FT_xxx, TT_xx, RST and B pins, except PA4, PA5		
	Injected current on PA4, PA5	-5/0	
Σ I _{INJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	25	

- All main power (V_{DD}, V_{DDA}, V_{DDUSB}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- 3. Positive injection (when V_{IN} > V_{DDIOx}) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 18: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑|I_{INJ(PIN)}| is the absolute sum of the negative injected currents (instantaneous values).

Table 20. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
TJ	Maximum junction temperature	150	°C





6.3 Operating conditions

6.3.1 General operating conditions

Table 21. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{HCLK}	Internal AHB clock frequency	-	0	80		
f _{PCLK1}	Internal APB1 clock frequency	-	0	80	MHz	
f _{PCLK2}	Internal APB2 clock frequency	-	0	80		
V _{DD}	Standard operating voltage	-	1.71 (1)	3.6	V	
		ADC or COMP used	1.62			
V _{DDA}	Analog supply voltage	DAC or OPAMP used	1.8	3.6	V	
DDA	The state of the s	ADC, DAC, OPAMP, COMP not used	0	2		
V .	USB supply voltage	USB used	3.0	3.6	V	
V _{DDUSB}	OSB supply voltage	USB not used	0	3.6	7 V	
		TT_xx I/O	-0.3	V _{DDIOx} +0.3		
V _{IN}	I/O input voltage	All I/O except TT_xx	-0.3	$\begin{array}{c} {\rm Min(Min(V_{DD},V_{DDA},}\\ {\rm V_{DDUSB})+3.6V,}\\ {\rm 5.5V)^{(2)(3)}} \end{array}$	V	
P _D	Power dissipation at T _A = 125 °C for suffix 3 ⁽⁴⁾	UFQFPN32	-	128	mW	
P _D	Power dissipation at $T_A = 85$ °C for suffix 6 or $T_A = 105$ °C for suffix $7^{(4)}$	UFQFPN32	-	523	mW	
	Ambient temperature for the	Maximum power dissipation	-40	85		
	suffix 6 version	Low-power dissipation ⁽⁵⁾	-40	105		
т.	Ambient temperature for the	Maximum power dissipation	-40	105	1	
ТА	suffix 7 version	Low-power dissipation ⁽⁵⁾	-40	125	- °C	
	Ambient temperature for the	Maximum power dissipation	-40	125		
	suffix 3 version	Low-power dissipation ⁽⁵⁾	-40	130	1	
		Suffix 6 version	-40	105		
TJ	Junction temperature range	Suffix 7 version	-40	125	°C	
		Suffix 3 version	-40	130	1	

^{1.} When RESET is released functionality is guaranteed down to $V_{\mbox{\footnotesize{BOR0}}}$ Min.

^{4.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (see Section 7.2: Thermal characteristics).



DS11451 Rev 4 67/156

This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between Min(V_{DD}, V_{DDA}, V_{DDUSB})+3.6 V and 5.5V.

For operation with voltage higher than Min (V_{DD}, V_{DDA}, V_{DDUSB}) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.

 In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.2: Thermal characteristics).

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 22* are derived from tests performed under the ambient temperature condition summarized in *Table 21*.

Symbol Parameter Conditions Min Max Unit V_{DD} rise time rate 0 ∞ $t_{VDD} \\$ V_{DD} fall time rate 10 V_{DDA} rise time rate 0 ∞ μs/V t_{VDDA} V_{DDA} fall time rate 10 V_{DDUSB} rise time rate 0 ∞ t_{VDDUSB} 10 V_{DDUSB} fall time rate ∞

Table 22. Operating conditions at power-up / power-down

The requirements for power-up/down sequence specified in Section 3.9.1: Power supply schemes must be respected.

6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 23* are derived from tests performed under the ambient temperature conditions summarized in *Table 21: General operating conditions*.

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
t _{RSTTEMPO} (2)	Reset temporization after BOR0 is detected	V _{DD} rising	-	250	400	μs
V _{BOR0} (2)	Brown-out reset threshold 0	Rising edge	1.62	1.66	1.7	V
VBOR0`	Brown-out reset timeshold o	Falling edge	1.6	1.64	1.69	V
V	Drown out root throshold 1	Rising edge	2.06	2.1	2.14	V
V _{BOR1}	Brown-out reset threshold 1	Falling edge	1.96	2	2.04	V
V	Brown-out reset threshold 2	Rising edge	2.26	2.31	2.35	V
V _{BOR2}		Falling edge	2.16	2.20	2.24	V
V	Brown-out reset threshold 3	Rising edge	2.56	2.61	2.66	V
V _{BOR3}		Falling edge	2.47	2.52	2.57	V
V	Drown out root throohold 4	Rising edge	2.85	2.90	2.95	V
V _{BOR4}	Brown-out reset threshold 4	Falling edge	2.76	2.81	2.86	V
V _{PVD0}	Programmable voltage	Rising edge	2.1	2.15	2.19	V
	detector threshold 0	Falling edge	2	2.05	2.1	V

Table 23. Embedded reset and power control block characteristics

Table 23. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
V	PVD threshold 1	Rising edge	2.26	2.31	2.36	\ /
V _{PVD1}		Falling edge	2.15	2.20	2.25	V
.,	DVD three-bald 0	Rising edge	2.41	2.46	2.51	V
V_{PVD2}	PVD threshold 2	Falling edge	2.31	2.36	2.41	V
V	PVD threshold 3	Rising edge	2.56	2.61	2.66	V
V _{PVD3}	FVD tillesiloid 3	Falling edge	2.47	2.52	2.57	V
V	PVD threshold 4	Rising edge	2.69	2.74	2.79	V
V _{PVD4}	FVD tilleshold 4	Falling edge	2.59	2.64	2.69	\ \ \
V	DVD throubold 5	Rising edge	2.85	2.91	2.96	V
V _{PVD5}	PVD threshold 5	Falling edge	2.75	2.81	2.86	V
V	DVD throshold 6	Rising edge	2.92	2.98	3.04	- V
V _{PVD6}	PVD threshold 6	Falling edge	2.84	2.90	2.96	
V _{hyst_BORH0}	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	mV
7.2		Hysteresis in other mode	-	30	-	
V _{hyst_BOR_PVD}	Hysteresis voltage of BORH (except BORH0) and PVD	-	ı	100	-	mV
I _{DD} (BOR_PVD) ⁽²⁾	BOR ⁽³⁾ (except BOR0) and PVD consumption from V _{DD}	-	-	1.1	1.6	μΑ
V _{PVM1}	V _{DDUSB} peripheral voltage monitoring	-	1.18	1.22	1.26	V
V	V _{DDA} peripheral voltage	Rising edge	1.61	1.65	1.69	٧
V _{PVM3}	monitoring	Falling edge	1.6	1.64	1.68	V
V	V _{DDA} peripheral voltage	Rising edge	1.78	1.82	1.86	٧
V _{PVM4}	monitoring	Falling edge	1.77	1.81	1.85	V
V _{hyst_PVM3}	PVM3 hysteresis	-	-	10	-	mV
V _{hyst_PVM4}	PVM4 hysteresis	-	-	10	-	mV
I _{DD} (PVM1)	PVM1 consumption from V _{DD}	-	-	0.2	-	μΑ
I _{DD} (PVM3/PVM4)	PVM3 and PVM4 consumption from V _{DD}	-	-	2	-	μΑ

Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.



DS11451 Rev 4 69/156

^{2.} Guaranteed by design.

6.3.4 Embedded voltage reference

The parameters given in *Table 24* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 24. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +130 °C	1.182	1.212	1.232	V
t _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage	-	4 ⁽²⁾	-	-	μs
t _{start_vrefint}	Start time of reference voltage buffer when ADC is enable	-	-	8	12 ⁽²⁾	μs
I _{DD} (V _{REFINTBUF})	V _{REFINT} buffer consumption from V _{DD} when converted by ADC	-	-	12.5	20 ⁽²⁾	μΑ
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DD} = 3 V	-	5	7.5 ⁽²⁾	mV
T _{Coeff}	Temperature coefficient	-40°C < T _A < +130°C	-	30	50 ⁽²⁾	ppm/°C
A _{Coeff}	Long term stability	1000 hours, T = 25°C	-	300	1000 ⁽²⁾	ppm
V _{DDCoeff}	Voltage coefficient	3.0 V < V _{DD} < 3.6 V	-	250	1200 ⁽²⁾	ppm/V
V _{REFINT_DIV1}	1/4 reference voltage		24	25	26	
V _{REFINT_DIV2}	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage		74	75	76	INCI IIVI

^{1.} The shortest sampling time can be determined in the application by multiple iterations.



^{2.} Guaranteed by design.




Figure 11. V_{REFINT} versus temperature

6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0394 reference manual).
- When the peripherals are enabled f_{PCLK} = f_{HCLK}

The parameters given in *Table 25* to *Table 37* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

577

 Table 25. Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF)

		Unit							<u> </u>	<u> </u>								<u> </u>	<u>{</u>	
		125 °C	3.2	2.3	1.5	1.1	6.0	0.8	0.7	10.3	9.3	8.3	6.5	4.6	3.6	2.7	815.9	712.4	643.4	611.2
		105 °C	2.9	2.0	1.2	0.8	9.0	0.5	0.4	9.9	8.9	8.0	6.1	4.2	3.3	2.3	502.7	398.4	330.8	299.1
	MAX ⁽¹⁾	85 °C	2.8	1.8	1.0	9.0	0.4	0.3	0.2	9.7	8.7	7.8	0.9	4.1	3.1	2.2	360.4	249.6	179.7	147.1
		25 °C	2.7	1.7	6.0	9.0	0.4	0.3	0.2	9.6	9.8	7.7	5.8	4.0	3.0	2.1	301.1	184.6	111.5	9.92
		25 °C	2.7	1.7	6.0	0.5	0.3	0.2	0.1	9.5	9.8	7.7	5.8	3.9	3.0	2.0	273.8	154.7	80.2	46.5
		125 °C	2.66	1.79	1.08	0.73	0.55	0.46	0.38	8.92	8.08	7.23	5.49	3.8	2.96	2.12	909	404	338	308
		105 °C	2.52	1.64	6.0	0.59	0.41	0.32	0.24	8.74	6.7	90.7	5.32	3.64	2.79	1.96	355	254	189	159
	TYP	85 °C	2.44	1.57	0.87	0.52	0.34	0.25	0.17	8.64	7.8	6.97	5.23	3.55	2.71	1.87	280	179	116	85.2
) lable		2° 53	2.38	1.52	0.82	0.47	0.3	0.21	0.13	8.56	7.73	6.9	5.16	3.48	2.64	1.81	230	134	70.4	41.1
, 717		25 °C	2.37	1.5	0.81	0.46	0.29	0.2	0.12	8.53	7.7	98.9	5.13	3.46	2.63	1.8	211	117	58.5	30
		fнсLK	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	2 MHz	1 MHz	400 kHz	100 kHz
8	itions	Voltage scaling				Range 2							Range 1						ø	
	Condi	,						fHCLK = fHSE up to	4omnz included, bypass mode	PLL ON above	peripherals disable							f _{HCLK} = f _{MSI}	all peripherals disable	
		Parameter							Supply	Run mode							y la di	Supply current in	Low-power	
	,	Symbol							IDD ALL	(Rūn)								lpp ALL	(LPRun)	

1. Guaranteed by characterization results, unless otherwise specified.

Table 26. Current consumption in Run and Low-power run modes, code with data processing

		Unit							4	<u> </u>								<u> </u>	<u> </u>	
		125 °C	3.6	2.7	1.7	1.2	6.0	0.8	0.7	10.3	9.4	9.3	7.9	5.8	4.6	3.5	9.606	758.9	663.7	616.9
		105°C	3.3	2.4	1.4	6.0	9.0	9.0	9.4	10.0	0.6	6.8	9.7	5.5	4.2	3.1	295.3	445.8	349.3	301.2
	MAX ⁽¹⁾	85 °C	3.2	2.3	1.3	0.8	0.5	0.4	0.2	9.8	8.8	8.7	7.4	5.3	4.1	3.0	456.7	298.2	199.7	153.3
		2° 55	3.1	2.2	1.2	2.0	0.4	0.3	0.2	2.6	8.7	9.8	7.3	5.2	4.0	2.9	400.9	234.2	131.2	82.1
		25 °C	3.0	2.1	1.2	2.0	0.4	0.3	0.1	9.6	8.7	9.8	7.2	5.2	3.9	2.8	375.3	204.8	2.66	52.4
		125 °C	2.96	2.17	1.33	0.87	0.62	0.5	0.39	8.97	8.14	8.04	92.9	4.93	3.8	2.82	593	448	356	314
able		105 °C	2.81	2.02	1.18	0.73	0.48	98.0	0.25	8.79	96.7	7.85	6.58	4.76	3.64	2.65	440	296	206	164
running trom Flash, AKI disable	Ϋ́	85 °C	2.73	1.94	1.11	99.0	0.34	0.25	0.17	8.69	7.86	7.75	6.48	4.66	3.54	2.56	364	226	130	89.7
Flash,		25 °C	2.68	1.9	1.06	0.62	0.37	0.25	0.14	8.61	7.79	7.68	6.4	4.6	3.48	2.51	317	173	89	46
ng trom		25 °C	2.66	1.88	1.05	9.0	98.0	0.23	0.12	8.56	7.74	2.63	98.9	4.56	3.45	2.48	310	157	72.6	32.3
runnii		fнсLK	26 MHz	16 MHz	гнм 8	4 MHz	Z MHz	1 MHz	100 kHz	2HM 08	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	2 MHz	1 MHz	400 kHz	100 kHz
	tions	Voltage scaling				Range 2							Range 1						Θ	
	Conditions	•					- - - - -	HCLK = HSE up to 48MHz included.	bypass mode	PLL ON above	48 MHZ all							f _{HCLK} = f _{MSI}	all peripherals disabl	
		Parameter							Supply								S. I.	Supply current in	Low-power	5
		Symbol							lpp ALL	(Run)								Ipp ALL	(LPRun)	

1. Guaranteed by characterization results, unless otherwise specified.



74/156

Table 27. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1

	Unit							5	<u> </u>								<	ξ	
	125 °C	3.3	2.3	1.5	1.1	6.0	8.0	2.0	10.2	9.3	8.4	6.5	4.6	3.6	2.7	816.4	703.4	632.4	8.009
	105 °C	3.0	2.0	1.2	8.0	9.0	9.0	4.0	6.6	8.9	8.0	6.1	4.2	3.3	2.3	502.5	390.7	321.0	287.8
MAX ⁽¹⁾	85 °C	2.8	1.8	1.0	9.0	0.4	0.3	0.2	6.7	8.8	7.9	5.9	4.1	3.1	2.2	358.4	245.3	170.8	137.2
	ე. 99	2.7	1.7	1.0	9.0	6.4	6.0	0.2	9.6	9.8	2.7	8.3	4.0	3.0	2.1	302.3	180.9	104.0	67.7
	25 °C	2.7	1.7	6.0	9.0	6.0	0.2	1.0	9.6	9.8	2.7	8.3	3.9	3.0	2.0	276.5	151.3	73.3	36.4
	125 °C	2.71	1.82	1.1	0.73	93.0	0.46	98.0	9.01	8.17	7.32	5.55	3.85	2.99	2.14	501	397	330	299
	105 °C	2.56	1.67	96.0	0.59	0.41	0.32	0.24	8.84	7.99	7.15	5.38	3.68	2.83	1.98	352	248	181	151
TYP	ე. 98	2.49	1.6	0.88	0.52	0.34	0.25	11.0	8.74	6.7	7.05	5.29	3.6	2.74	1.89	275	175	108	9.92
	J. 55	2.43	1.55	0.84	0.48	6.0	0.21	0.13	89.8	7.83	66.9	5.22	3.53	2.68	1.84	228	126	62.7	33.3
	25 °C	2.42	1.54	0.82	0.47	0.29	0.2	0.12	8.63	7.79	6.95	5.19	3.51	2.66	1.82	205	111	49.2	21.5
	fнсLK	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	2 MHz	1 MHz	400 kHz	100 kHz
ditions	Voltage scaling				Range 2							Range 1					,	, c	
Condit	•					ن ا ا ا	HCLK = HSE up to 48MHz included.	bypass mode	PLL ON above	48 MHZ all							fHCLK = fMSI	FLASH in power-down	
	Parameter								Run mode							y degree	Supply current in	low-power	
	Symbol							IDD ALL	(Run)								PDD ALL	(LPRun)	

1. Guaranteed by characterization results, unless otherwise specified.



DS11451 Rev 4 75/156

Table 28. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF)

			Condition	ons	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			Z	Reduced code ⁽¹⁾	2.37		91	
			Range 2 _{LK} = 26 MHz	Coremark	2.69		103	
		£ _£	ange = 26	Dhrystone 2.1	2.74	mA	105	μΑ/MHz
		f _{HCLK} = f _{HSE} up to 48 MHz	Ra fHCLK	Fibonacci	2.58		99	
I _{DD_ALL}	Supply current in	included, bypass mode PLL ON	Ę.	While(1)	2.30		88	
(Run)	Run mode	above 48 MHz	N	Reduced code ⁽¹⁾	8.53		107	
		all peripherals disable	Range 1 _{:LK} = 80 MHz	Coremark	9.68		121	
		disable	ange = 80	Dhrystone 2.1	9.76	mA	122	μΑ/MHz
			Ra fHCLK	Fibonacci	9.27		116	
			ΨŦ	While(1)	8.20		103	
				Reduced code ⁽¹⁾	211		106	
	Supply			Coremark	251		126	
I _{DD_ALL} (LPRun)	current in Low-power	f _{HCLK} = f _{MSI} = 2 M all peripherals dis		Dhrystone 2.1	269	μΑ	135	μΑ/MHz
	run			Fibonacci	230		115	
				While(1)	286		143	

^{1.} Reduced code used for characterization results provided in Table 25, Table 26, Table 27.

Table 29. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable

			Conditio	ns	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			¥	Reduced code ⁽¹⁾	2.66		102	
			Range 2 _{LK} = 26 MHz	Coremark	2.44		94	
		$f_{HCLK} = f_{HSE}$ up to	ange = 2	Dhrystone 2.1	2.46	mA	95	μA/MHz
		48 MHz included,	Ra fHCLK	Fibonacci	2.27		87	
I _{DD_ALL}	Supply current in	bypass mode PLL ON above		While(1)	2.20		84.6	
(Run)	Run mode	48 MHz	Range 1 LK = 80 MHz	Reduced code ⁽¹⁾	8.56		107	
		all peripherals	~ ≥ = ≥	Coremark	8.00		100	
		disable	ange = 8	Dhrystone 2.1	7.98	mA	100	μA/MHz
			Ra fHCLK	Fibonacci	7.41		93	
			fξ	While(1)	7.83		98	
				Reduced code ⁽¹⁾	310		155	
	Supply	O MI	1-	Coremark	342		171	
I _{DD_ALL} (LPRun)	current in Low-power	f _{HCLK} = f _{MSI} = 2 MI all peripherals disa		Dhrystone 2.1	324	μΑ	162	μA/MHz
(=: : (5)	run	p p		Fibonacci	324		162	
				While(1)	384		192	

^{1.} Reduced code used for characterization results provided in *Table 25*, *Table 26*, *Table 27*.

Table 30. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

			Conditio	ons	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			Range 2 _{LK} = 26 MHz	Reduced code ⁽¹⁾	2.42		93	
			0 S S	Coremark	2.18		84	
		f _{HCLK} = f _{HSE} up to	ange = 2	Dhrystone 2.1	2.40	mA	92	μA/MHz
		48 MHz included,	Ra fHCLK	Fibonacci	2.40		92	
I _{DD_ALL}	Supply current in	bypass mode PLL ON above	fπ	While(1)	2.29		88	
(Run)	Run mode	48 MHz all	Ŧ	Reduced code ⁽¹⁾	8.63		108	
		peripherals	_ Z	Coremark	7.76		97	
		disable	Range 1 _{LK} = 80 MHz	Dhrystone 2.1	8.55	mA	107	μA/MHz
			Ra fHCLK	Fibonacci	8.56		107	
			fπ	While(1)	8.12		102	
				Reduced code ⁽¹⁾	205		103	
	Supply	f -f -0.MI	-	Coremark	188		94	
I _{DD_ALL} (LPRun)	current in Low-power	f _{HCLK} = f _{MSI} = 2 MH all peripherals disa		Dhrystone 2.1	222	μΑ	111	μA/MHz
(=: : ::::)	run			Fibonacci	204		102	
				While(1)	211		106	

^{1.} Reduced code used for characterization results provided in *Table 25*, *Table 26*, *Table 27*.



DS11451 Rev 4 77/156

		Unit							4	[<u> </u>	<u> </u>	
-		125 °C	1.3	1.1	6.0	0.8	0.7	0.7	0.7	3.1	2.9	2.6	2.2	1.7	1.4	1.2	653.5	628.7	609.2	602.4
		105°C	1.0	8.0	9.0	9.0	0.4	4.0	0.4	2.8	2.5	2.3	1.8	1.4	1.1	6.0	341.5	316.5	297.6	290.8
	MAX ⁽¹⁾	၁့ 58	6.0	9.0	4.0	6.0	6.0	6.0	0.2	5.6	2.4	2.1	1.7	1.2	1.0	2.0	191.3	165.4	147.2	140.9
lent consumption in Steep and Low-bower steep incues, Flash On		25 °C	8.0	9.0	0.4	0.3	0.2	0.2	0.2	2.5	2.3	2.1	1.6	1.1	6.0	9.0	122.7	95.4	75.8	62.9
ues, ri		25 °C	8.0	9.0	6.0	0.2	0.2	1.0	1.0	2.5	2.2	2.0	1.5	1.1	8.0	9.0	1.19	63.2	43.9	35.2
בבלו וווס		125 °C	0.95	67.0	0.55	0.46	0.42	0.40	98:0	2.54	2.34	2.14	1.66	1.25	1.04	0.84	350	325	308	207.7
OWEI SI		105 °C	0.81	0.59	0.41	0.32	0.28	0.26	0.24	2.38	2.18	1.98	1.50	1.09	0.88	0.68	200	176	158	113.2
LOW-P	ΤY	85 °C	0.74	0.52	0.34	0.25	0.21	0.19	0.17	2.30	2.10	1.89	1.42	1.01	0.80	0.60	125	101	84.6	63.3
מווס		25 °C	69.0	0.48	0.30	0.21	0.17	0.15	0.13	2.25	2.04	1.84	1.36	0.95	0.75	0.55	7.08	57.3	40.7	30.9
		25 °C	89.0	0.46	0.29	0.20	0.16	0.13	0.11	2.23	2.02	1.82	1.34	0.93	0.73	0.53	71.8	45.0	27.0	22.8
adilipu		fнсLK	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	2 MHz	1 MHz	400 kHz	100 kHz
בוור כסוו	Conditions	Voltage scaling				Range 2							Range 1						ple	
lable 31. Call	Conc					,	fHCLK = fHSE up	included, bypass	mode	pli ON above	48 IMHZ all	disable							all peripherals disa	
		Parameter						Supply	_		mode,						Supply	current in	sleep	mode
		Symbol							IDD_ALL	(Sleep)								lpp ALL	(LPSIeep)	

1. Guaranteed by characterization results, unless otherwise specified.

Table 32. Current consumption in Low-power sleep modes, Flash in power-down

		Unit		4	ξ	
		125 °C	641	616	269	069
		105 °C	330	304	286	279
	MAX ⁽¹⁾	85 °C	180	154	137	130
ei -aowi		2° 55	113	86	29	89
III powe		25 °C		53	32	22
, ridəli		125 °C	248.5	224.8	112.5 207.8	201.5
IIIOMES		25°C 55°C 85°C 105°C 125°C 25°C 85°C 105°C 125°C	58.7 70.7 103.2 153.7 248.5 80	1 MHz 39.4 47.2 79.3 129.6 224.8	112.5	105.7
ı sieep	TYP	၁့ 98	103.2	79.3	62.1	55.1
/-powe		ე. 99	2.07	47.2	30.8	23.1
		25 °C	2.85	39.4	20.8	14.3
sampuon		fнсLK	2 MHz		400 kHz 20.8	100 kHz 14.3 23.1 55.1 105.7 201.5 27
ieiii coii	onditions	Voltage scaling			s disable	
lable 32. Cullellt collsumption III Low-power sleep illoues, Flash III power-down	כי	ı		fHCLK = fMSI	all peripheral	
		Parameter		Supply current in low power	sleep mode	
		Symbol		PD ALL	(LPSIeep)	

1. Guaranteed by characterization results, unless otherwise specified.

able 33. Current consumption in Stop 2 mode

	<u>‡</u>	5		V	ξ							٧	ξ					
		125 °C	116.0	119.6	123.2	127.9	116.3	120.0	123.8	128.7		1	ı	ı	ı	ı	ı	ı
		105 °C	8.03	52.3	53.7	55.8	51.3	52.8	54.5	26.7	ı	1	ı	ı	ı	ı	ı	ı
	MAX ⁽¹⁾	ე. 98	21.1	21.6	22.2	23.0	21.6	22.3	23.0	24.1	1	1	ı	ı	1	ı	ı	ı
		2° 55	9.6	5.8	5.9	6.1	6.2	6.4	8.9	7.2	ı	1	ı	ı	ı	ı	ı	ı
		25 °C	2.0	2.1	2.1	2.3	2.5	2.8	3.0	3.3	1	ı	ı	ı	ı	ı	ı	ı
mode		125 °C	43.4	44.3	45.5	47.3	43.6	44.6	45.8	47.8	43.7	45	47.3	53	ı	ı	ı	ı
lable 33. Current consumption in Stop 2 mode		105 °C	19.8	20.2	20.7	21.6	20.1	20.5	21.1	22.1	20.1	20.8	22.3	26.6	20.8	21.3	21.8	22.8
TION IN	TYP	3° 58	8.74	8.89	9.11	9.56	9.02	9.24	9.55	10.1	9.1	9.44	10.4	13.9	9.13	9.34	9.64	10.2
usumb		2° 55	2.54	2.59	2.67	2.88	2.82	2.95	3.11	3.42	2.9	3.09	3.67	6.17	2.81	2.93	3.1	3.45
rent co		25 °C	_	1.02	1.06	1.23	1.3	1.39	1.5	1.76	1.36	1.48	1.83	3.58	1.28	1.39	1.59	1.86
ss. cur		V _{DD}	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V
lable	Conditions	•		ı	•			DTC clocked by LSI	IN COLORAD BY EST			RTC clocked by LSE	bypassed at 32768 Hz		- - - - -	KIC clocked by LSE	in low drive mode	
	Daramotor			Supply current in Stop 2 mode	Stop 2 incue, RTC disabled							Supply current in Ston 2 mode	Stop 2 inode, RTC enabled					
	Symbol	5		IDD ALL								DD ALL						



Table 33. Current consumption in Stop 2 mode (continued)

	l Init			я	
		125 °C	•	•	1
		J. 201	-	-	1
	MAX ⁽¹⁾	85°C 105°C 125°C	-	-	1
		V _{DD} 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C	1	1	ı
,		25 °C	1	ı	ı
		125 °C	ı	1	ı
		105°C			1
- d	TYP	85 °C	1	•	1
		J. 99	-	1	1
		J. 97	1.85	1.52	1.54
		V _{DD}	3 V	3 V	3 V
/	Conditions	•	Wakeup clock is MSI = 48 MHz, voltage Range 1. See ⁽³⁾ .	Wakeup clock is MSI = 4 MHz, voltage Range 2. See ⁽³⁾ .	Wakeup clock is HS116 = 16 MHz, voltage Range 1. See ⁽³⁾ .
	Description	raiailletei		Supply current during wakeup from Stop 2 mode	
	Sympol	9		I _{DD_ALL} (wakeup from Stop2)	

Guaranteed based on test during characterization, unless otherwise specified.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. zi ε.

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 39: Low-power mode wakeup timings.

Table 34. Current consumption in Stop 1 mode

	2	5		Q.	ξ							4	ξ							mA	
		125 °C	397.5	398.0	400.8	404.2	397.8	399.0	401.9	405.0	ı	1	ı	ı	ı	1	ı	ı	1	1	1
		105 °C	198.7	199.0	200.4	202.1	198.9	199.5	200.9	202.5	1	1	1	ı	ı	1	1	1	1	1	1
;	MAX ⁽¹⁾	3° 58	6.86	99.5	100.3	101.7	99.5	100.3	101.2	102.8	1	-	1	1	-	-	1	1	1	1	1
		J. 99	27.4	27.6	27.8	28.3	28.0	28.3	28.7	29.4	ı	ı	ı	ı	ı	1	ı	ı	1	ı	ı
		25 °C	6.3	9.4	9.5	9.7	6.6	10.1	10.4	10.8	ı	1	ı	ı	ı	1	ı	ı	ı	ı	ı
anom		125 °C	204	205	207	210	205	206	207	210	205	206	209	216	1	1	ı	ı	ı	ı	ı
orop I		105 °C	96.4	26	7.76	98.9	8.96	97.4	98.1	99.2	6.96	9.76	99.1	103	99.1	99.3	9.66	101	ı	ı	ı
	TYP	3° 58	43.6	43.8	1.44	44.8	43.9	44.2	44.6	45.3	44	44.4	45.4	48.8	43.7	43.8	44.1	44.8	1	1	1
dilline		2° 55	12.4	12.5	12.6	12.9	12.7	12.8	13	13.4	12.8	13	13.6	16.1	12.3	12.4	12.6	13	ı	1	ı
		25 °C	4.34	4.35	4.41	4.56	4.63	4.78	4.93	5.05	4.7	4.95	5.33	6.91	4.76	4.95	5.1	5.65	1.14	1.22	1.20
· culle		Λор	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 V	3.6 V	3 V	3 V	3 V
lable 34. Cullellt collouilpuoli III Stop I Illoue	Conditions	•		•	1			BTC clocked by LSI	Da do posso o la				bypassed, at 32768 Hz			RTC clocked by LSE quartz ⁽²⁾	in low drive mode		Wakeup clock MSI = 48 MHz, voltage Range 1. See (3).	Wakeup clock MSI = 4 MHz, voltage Range 2. See (3)	Wakeup clock HSI16 = 16 MHz, voltage Range 1. See (3).
	Daramotor		Supply	current in	Stop 1 mode,	KI C disabled					Supply	current in stop		KIC enabled						Supply current during wakeup from Stop 1	
	Symbol	5		IDD ALL	(Stop 1)							PDD_ALL	RTC)	•						l _{DD_ALL} (wakeup from Stop1)	

. Guaranteed based on test during characterization, unless otherwise specified.



Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. κi

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 39: Low-power mode wakeup timings.

Table 35. Current consumption in Stop 0

<u>:</u> -			4	ξ	
	125 °C	704	710	716	$722^{(2)}$
	105°C	395	399	403	408
MAX ⁽¹⁾	ე. 98	244	248	251	254
	2° 55	158	161	164	167
	25 °C	133	136	139	142
	125 °C	347	349	352	355
	105°C	221	223	224	227
TYP	ე _° 28	158	160	161	163
	25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C	119	121	123	125
	25 °C	108	110	111	114
Conditions	V _{DD}	1.8 V	2.4 V	3 V	3.6 V
200000	רמומוופופו	Supply	current in	Stop 0 mode,	KIC disabled
Cymphol	99111001		PDD ALL	(Stop 0)	

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

able 36. Current consumption in Standby mode

	ļ					٥	<u> </u>							Α̈́								<	<u></u>			
		125 °C	20510	23768	26976	30758	ı	ı	ı	ı	20504	23824	27124	30954 (2)	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	-
		105 °C	7524	8778	10071	11659	ı		ı	ı	9982	9246	10671	12383	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	-
	MAX ⁽¹⁾	85 °C	2866	3383	3912	4638	ı	1	ı	ı	3344	4007	4683	5577	ı	ı	ı	ı	ı	ı	ı	ı	1	ı	ı	
		22 °C	425	564	681	877	ı		ı	ı	944	1230	1521	1924	ı	ı	ı	ı	ı		ı	•	ı	ı	ı	-
		25 °C	119	183	225	292	ı	,	,	ı	285	811	1022	1284	ı	ı	ı	ı	ı	•	ı	•	ı	ı	ı	-
HIDORE		125 °C	5 425	6 247	7 409	8 836	ı		ı	ı	5 396	6 274	7 414	9 039	ı	ı	ı	ı	2 650	0099	7 850	9 700	5 700	6 564	7 694	9 338
ldiluby	ТҮР	105 °C	2 072	2 408	2 884	3 575	ı	,	ı	ı	2 230	2 638	3 167	3 992	ı	ı	ı	ı	2 220	2 660	3 260	4 230	2 4 1 0	2 847	3 420	4 311
OII III O	TYP	85 °C	758	892	1 090	1 474	ı		,	ı	686	1 201	1 478	1 963	ı	ı	ı	ı	865	1 090	1 410	2 000	1 046	1 268	1 565	2 081
ndilline		22 °C	144	187	253	459		1	1		407	526	629	978					126	219	364	029	423	548	715	1 048
		25 °C	27.7	50.9	90.2	253	216	342	416	551	287	386	513	771	342	521	655	865	142	249	404	742	281	388	535	836
o min		V _{DD}	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V
lable 30. Cull elit collsumption in standay mode	Conditions	•		pobdotew taebaeadai oa	היים של היים של היים היים היים היים היים היים היים היי			with independent	watchdog			DTC clocked by I SI no	independent watchdog			RTC clocked by LSI, with	independent watchdog			RTC clocked by LSE	bypassed at 32768Hz			RTC clocked by LSE	quartz (3) in low drive mode	
	Parameter	Supply current in Standby mode (backup registers retained), RTC disabled									Supply current	in Standby	mode (backup	registers retained),	RTC enabled											
	Symbol Standby)											Standby	with RTC)													



Table 36. Current consumption in Standby mode (continued)

	±			Δu	[mA
		125 °C	8069	6924	6935	6948	-
		V _{DD} 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C	3402	3438	3467	3480	1
	MAX ⁽¹⁾	ე. 98	1604	1623	1628	1631	-
		2° 55	272	589	594	611	-
		25 °C	249	271	277	293	-
		125 °C	1 009 2 158 4 542	4 535	1019 2148 4419	4 610	-
,		105°C	2 158	2 163	2 148	2 208	-
,	ТҮР	85 °C	1 009	1 015 2 163 4 535	1 019	1 033 2 208 4 610	1
		2° 55	349	345	350	352	ı
b.		25 °C	1.8 V 173	2.4 V 174	178	3.6 V 184	3 V 1.23
		V _{DD}	1.8 V	2.4 V	3 \	3.6 V	3 V
	Conditions	•		•	ı		Wakeup clock is MSI = 4 MHz. See ⁽⁵⁾ .
	Daramoter		Supply current	to be added in	(SRAM2) ⁽⁴⁾ Stantony mode when SRAM2	is retained	Supply current during wakeup from Standby mode
	Symbol			PD ALL,	(SRAM2) ⁽⁴⁾		lob ALL (wakeup from Standby)

. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. რ

The supply current in Standby with SRAM2 mode is: IDD_ALL(Standby) + IDD_ALL(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: IDD_ALL(Standby + IDD_ALL(SRAM2). 4.

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 39: Low-power mode wakeup timings. 5

Table 37. Current consumption in Shutdown mode

IInit		3	6	4 Pu	0
	125 °(15543	17639	19984	22860
	105 °C	5052	5878	6755	7939
MAX ⁽¹⁾	82 °C	1721	2085	2454	2992
	22 °C	255	270	345	496
	25 °C	25.0	34.9	70.1	119.1
	125 °C	1 286 3 854	4 431	1 878 5 310	9999
	V _{DD} 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C	1 286	1517 4431	1 878	2 516 6 656
ТҮР	3° 58	988	485	634	226
	22 °C	190	229	290	397
	25 °C	7.82	23	3 V 44.3	3.6 V 212
	V _{DD}	1.8 V	2.4 V	3 \	3.6 V
Conditions	1			1	
Daramoter		Supply current	in Shutdown	(backup	registers retained) RTC disabled
Symbol	Ó			DD ALL	(Sindowii)



Table 37. Current consumption in Shutdown mode (continued)

±					2	<u> </u>				mA
	125 °C		ı	ı	ı	ı	ı	ı		1
	105 °C 125 °C	ı	ı	ı	ı	ı	ı	ı	-	1
MAX ⁽¹⁾	၁. 98	1	ı	ı	ı	ı	ı	ı	ı	1
	2° 55	ı	ı	ı	ı	ı	ı	ı	ı	
	25 °C	ı	ı	ı	ı	1	ı	ı		1
	125 °C	4 270	4 980	6 050	7 710	ı	ı	ı	ı	1
	105 °C 125 °C 25 °C	1 490	1 830	2 340	3 220	1 675	2 001	2 479	3 256	1
ТУР	3° 58	522	710	066	1 530	200	880	1 136	1 609	1
	2° 55	133	253	423	787	293	411	299	288	1
	25 °C	63		316	649	203	303	448	744	0.780
	V _{DD}	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	3 V
Conditions	•		RTC clocked by LSE	bypassed at 32768 Hz			RTC clocked by LSE	mode		Wakeup clock is MSI = 4 MHz. See ⁽³⁾ .
2000	Talallelel		Supply current	in Shutdown	mode	registers	retained) RTC	enabled		Supply current during wakeup from Shutdown mode
Charles	Symbol				PD ALL	with RTC)				l _{DD_ALL} (wakeup from Shutdown)

1. Guaranteed by characterization results, unless otherwise specified.

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 39: Low-power mode wakeup timings. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 57: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 38: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DDIOx} is the I/O supply voltage

 $f_{\mbox{SW}}$ is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 38*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 18: Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in *Table 38*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 38. Peripheral current consumption

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	Bus Matrix ⁽¹⁾	3.2	2.9	3.1	
	ADC independent clock domain	0.4	0.1	0.2	
	ADC clock domain	2.1	1.9	1.9	
	CRC	0.4	0.2	0.3	
	DMA1	1.4	1.3	1.4	
	DMA2	1.5	1.3	1.4	
	FLASH	6.2	5.2	5.8	
	GPIOA ⁽²⁾	1.7	1.4	1.6	
AHB	GPIOB ⁽²⁾)	1.6	1.3	1.6	
AIID	GPIOC ⁽²⁾	1.7	1.5	1.6	
	GPIOH ⁽²⁾	0.6	0.6	0.5	
	QSPI	7.0	5.8	7.3	μΑ/MHz
	RNG independent clock domain	2.2	N/A	N/A	
	RNG clock domain	0.5	N/A	N/A	
	SRAM1	0.8	0.9	0.7	
	SRAM2	1.0	0.8	0.8	
	TSC	1.6	1.3	1.3	
	All AHB Peripherals	21.7	18.5	20.3	
	AHB to APB1 bridge ⁽³⁾	0.9	0.7	0.9	
	CAN1	4.1	3.2	3.9	
APB1	DAC1	2.4	1.8	2.2	
	RTCA	1.7	1.1	2.1	
	CRS	0.3	0.3	0.6	



DS11451 Rev 4 87/156

Table 38. Peripheral current consumption (continued)

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	USB FS independent clock domain	2.9	N/A	N/A	
	USB FS clock domain	2.3	N/A	N/A	
	I2C1 independent clock domain	3.5	2.8	3.4	
	I2C1 clock domain	1.1	0.9	1.0	
	I2C3 independent clock domain	2.9	2.3	2.5	
	I2C3 clock domain	0.9	0.4	0.8	
	LPUART1 independent clock domain	1.9	1.6	1.8	
	LPUART1 clock domain	0.6	0.6	0.6	
	LPTIM1 independent clock domain	2.9	2.4	2.8	
	LPTIM1 clock domain	0.8	0.4	0.7	
	LPTIM2 independent clock domain	3.1	2.7	3.9	
APB1	LPTIM2 clock domain	0.8	0.7	0.8	
	OPAMP	0.4	0.2	0.4	
	PWR	0.4	0.1	0.4	
	SPI3	1.7	1.3	1.6	µA/MHz
	SWPMI1 independent clock domain	1.9	1.6	1.9	
	SWPMI1 clock domain	0.9	0.7	0.8	
	TIM2	6.2	5.0	5.9	
	TIM6	1.0	0.6	0.9	
	TIM7	1.0	0.6	0.6	
	USART2 independent clock domain	4.1	3.6	3.8	
	USART2 clock domain	1.3	0.9	1.1	
	WWDG	0.5	0.5	0.5	
	All APB1 on	40.2	26.7	37.9	
	AHB to APB2 ⁽⁴⁾	1.0	0.9	0.9	
	FW	0.2	0.2	0.2	
ADDO	SAI1 independent clock domain	2.3	1.8	1.9	
APB2	SAI1 clock domain	2.1	1.8	2.0	
	SPI1	1.8	1.6	1.7	
	SYSCFG/COMP	0.6	0.5	0.6	



	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	TIM1	8.1	6.5	7.6	
	TIM15	3.7	3.0	3.4	
	TIM16	2.7	2.1	2.6	
APB2	USART1 independent clock domain	4.8	4.2	4.6	μΑ/MHz
	USART1 clock domain	1.5	1.3	1.7	
	All APB2 on	24.2	19.9	22.6	
	ALL	86.1	65.1	80.9	

Table 38. Peripheral current consumption (continued)

6.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 39* are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

Table 39. Low-power mode wakeup timings⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
twusleer	Wakeup time from Sleep mode to Run mode	-	6	6	Nb of
t _{WULPSLEE}	Wakeup time from Low- power sleep mode to Low- power run mode	Wakeup in Flash with Flash in power-down during low-power sleep mode (SLEEP_PD=1 in FLASH_ACR) and with clock MSI = 2 MHz	6	8.3	CPU cycles



89/156

^{1.} The BusMatrix is automatically active when at least one master is ON (CPU, DMA).

The GPIOx (x= A...H) dynamic current consumption is approximately divided by a factor two versus this table values when
the GPIO port is locked thanks to LCKK and LCKy bits in the GPIOx_LCKR register. In order to save the full GPIOx current
consumption, the GPIOx clock should be disabled in the RCC when all port I/Os are used in alternate function or analog
mode (clock is only required to read or write into GPIO registers, and is not used in AF or analog modes).

^{3.} The AHB to APB1 Bridge is automatically active when at least one peripheral is ON on the APB1.

^{4.} The AHB to APB2 Bridge is automatically active when at least one peripheral is ON on the APB2.

Table 39. Low-power mode wakeup timings⁽¹⁾ (continued)

Symbol	Parameter		Conditions	Тур	Max	Unit
		Range 1	Wakeup clock MSI = 48 MHz	3.8	5.7	
	Wake up time from Stop 0	Range	Wakeup clock HSI16 = 16 MHz	4.1	6.9	
	mode to Run mode in		Wakeup clock MSI = 24 MHz	4.07	6.2	
	Flash	Range 2	Wakeup clock HSI16 = 16 MHz	4.1	6.8	
			Wakeup clock MSI = 4 MHz	8.45	11.8	110
twustop0		Range 1	Wakeup clock MSI = 48 MHz	1.5	2.9	μs
	Wake up time from Stop 0	Range	Wakeup clock HSI16 = 16 MHz	2.4	2.76	
	mode to Run mode in		Wakeup clock MSI = 24 MHz	2.4	3.48	
	SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	2.4	2.76	
			Wakeup clock MSI = 4 MHz	8.16	10.94	
		Range 1	Wakeup clock MSI = 48 MHz	6.34	7.86	
		Range	Wakeup clock HSI16 = 16 MHz	6.84	8.23	
	Wake up time from Stop 1 mode to Run in Flash	Range 2	Wakeup clock MSI = 24 MHz	6.74	8.1	
			Wakeup clock HSI16 = 16 MHz	6.89	8.21	
			Wakeup clock MSI = 4 MHz	10.47	12.1	
		Range 1	Wakeup clock MSI = 48 MHz	4.7	5.97	
	Wake up time from Stop 1	Range	Wakeup clock HSI16 = 16 MHz	5.9	6.92	
t _{WUSTOP1}	mode to Run mode in		Wakeup clock MSI = 24 MHz	5.4	6.51	μs
	SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	5.9	6.92	
			Wakeup clock MSI = 4 MHz	11.1	12.2	
	Wake up time from Stop 1 mode to Low-power run mode in Flash	Regulator in low-power	Welson also I MOL O MU	16.4	17.73	
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1	mode (LPR=1 in PWR_CR1)	Wakeup clock MSI = 2 MHz	17.3	18.82	

12.1

19.2

261.5 315.7

18.3

25.87

μs

μs

Symbol **Conditions** Unit **Parameter** Тур Max Wakeup clock MSI = 48 MHz 8.02 9.24 Range 1 Wakeup clock HSI16 = 16 MHz 7.66 8.95 Wake up time from Stop 2 mode to Run mode in Wakeup clock MSI = 24 MHz 8.5 9.54 Flash Range 2 Wakeup clock HSI16 = 16 MHz 8.95 7.75 Wakeup clock MSI = 4 MHz 12.06 13.16 μs twustop2 Wakeup clock MSI = 48 MHz 5.45 6.79 Range 1 Wakeup clock HSI16 = 16 MHz 6.9 7.98 Wake up time from Stop 2 mode to Run mode in Wakeup clock MSI = 24 MHz 6.3 7.36 SRAM1 6.9 7.9 Range 2 Wakeup clock HSI16 = 16 MHz Wakeup clock MSI = 4 MHz 13.1 13.31 Wakeup clock MSI = 8 MHz 12.2 18.35 Wakeup time from Standby **t**WUSTBY Range 1 μs mode to Run mode Wakeup clock MSI = 4 MHz 19.14 25.8

Wakeup clock MSI = 8 MHz

Wakeup clock MSI = 4 MHz

Wakeup clock MSI = 4 MHz

Table 39. Low-power mode wakeup timings⁽¹⁾ (continued)

mode

tWUSTBY

SRAM2

twushdn

Wakeup time from Standby

with SRAM2 to Run mode

Wakeup time from Shutdown mode to Run

Table 40. Regulator modes transition times⁽¹⁾

Range 1

Range 1

	_				
Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WULPRUN}	Wakeup time from Low-power run mode to Run mode ⁽²⁾	Code run with MSI 2 MHz	5	7	us
t _{VOST}	Regulator transition time from Range 2 to Range 1 or Range 1 to Range $2^{(3)}$	Code run with MSI 24 MHz	20	40	μδ

- 1. Guaranteed by characterization results.
- 2. Time until REGLPF flag is cleared in PWR_SR2.
- 3. Time until VOSF flag is cleared in PWR_SR2.

Table 41. Wakeup time using USART/LPUART⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
	Wakeup time needed to calculate the	Stop 0 mode	-	1.7	
t _{WUUSART} t _{WULPUART}	maximum USART/LPUART baudrate allowing to wakeup up from stop mode when USART/LPUART clock source is HSI16	Stop 1 mode and Stop 2 mode	-	8.5	μs

1. Guaranteed by design.



^{1.} Guaranteed by characterization results.

6.3.7 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in Figure 12: High-speed external clock source AC timing diagram.

Table 42. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source frequency	Voltage scaling Range 1	-	8	48	MHz
f _{HSE_ext}	Oser external clock source frequency	Voltage scaling Range 2	-	8	26	IVII IZ
V_{HSEH}	CK_IN input pin high level voltage	-	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V _{HSEL}	CK_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DDIOx}	V
t _{w(HSEH)}	CK IN high or low time	Voltage scaling Range 1	7	-	-	no
t _{w(HSEL)}	CK_IN high or low time	Voltage scaling Range 2	18	-	-	ns

^{1.} Guaranteed by design.

Figure 12. High-speed external clock source AC timing diagram



Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 13*.

Table 43. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency	-	-	32.768	1000	kHz
V_{LSEH}	OSC32_IN input pin high level voltage	-	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DDIOx}	V
$t_{w(LSEH)}$ $t_{w(LSEL)}$	OSC32_IN high or low time	-	250	-	ı	ns

^{1.} Guaranteed by design.

Figure 13. Low-speed external clock source AC timing diagram



Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 44*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



DS11451 Rev 4 93/156

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
		LSEDRV[1:0] = 00 Low drive capability	-	250	-	
	LSE current consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	nA
I _{DD(LSE)}	LSE current consumption	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	IIA
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
	Maximum critical crystal gm	LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
Cm		LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	μΑ/V
Gm _{critmax}		LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μΑνν
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7	
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	s

Table 44. LSE oscillator characteristics $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 14. Typical application with a 32.768 kHz crystal

Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

^{1.} Guaranteed by design.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

6.3.8 Internal clock source characteristics

The parameters given in *Table 45* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

Table 45. HSI16 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	HSI16 Frequency	V _{DD} =3.0 V, T _A =30 °C	15.88	-	16.08	MHz
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 64	0.2	0.3	0.4	%
		Trimming code is a multiple of 64	-4	-6	-8	70
DuCy(HSI16) ⁽²⁾	Duty Cycle	-	45	-	55	%
A (HCI46)	HSI16 oscillator frequency drift over temperature	T _A = 0 to 85 °C	-1	-	1	%
$\Delta_{Temp}(HSI16)$		T _A = -40 to 125 °C	-2	-	1.5	%
Δ _{VDD} (HSI16)	HSI16 oscillator frequency drift over V _{DD}	V _{DD} =1.62 V to 3.6 V	-0.1	-	0.05	%
t _{su} (HSI16) ⁽²⁾	HSI16 oscillator start-up time	-	-	0.8	1.2	μs
t _{stab} (HSI16) ⁽²⁾	HSI16 oscillator stabilization time	-	-	3	5	μs
I _{DD} (HSI16) ⁽²⁾	HSI16 oscillator power consumption	-	-	155	190	μA

^{1.} Guaranteed by characterization results.

^{2.} Guaranteed by design.



Figure 15. HSI16 frequency versus temperature

Multi-speed internal (MSI) RC oscillator

Table 46. MSI oscillator characteristics⁽¹⁾

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
			Range 0	98.7	100	101.3	
			Range 1	197.4	200	202.6	kHz
			Range 2	394.8	400	405.2	- 1112
			Range 3	789.6	800	810.4	
			Range 4	0.987	1	1.013	
		MCL manda	Range 5	1.974	2	2.026	
		MSI mode	Range 6	3.948	4	4.052	
			Range 7	7.896	8	8.104	MHz
			Range 8	15.79	16	16.21	IVITZ
			Range 9	23.69	24	24.31	
	MSI frequency after factory calibration, done		Range 10	31.58	32	32.42	
			Range 11	47.38	48	48.62	
f _{MSI}	at V_{DD} =3 V and T_A =30 °C		Range 0	-	98.304	-	- kHz
			Range 1	-	196.608	-	
			Range 2	-	393.216	-	
			Range 3	-	786.432	-	
			Range 4	-	1.016	-	
		PLL mode XTAL=	Range 5	-	1.999	-	
		32.768 kHz	Range 6	-	3.998	-	
			Range 7	-	7.995	-	MHz
			Range 8	-	15.991	-	IVIITZ
			Range 9	-	23.986	-	
			Range 10	-	32.014	-	
			Range 11	-	48.005	-	
(2)	MSI oscillator		T _A = -0 to 85 °C	-3.5	-	3	
$\Delta_{TEMP}(MSI)^{(2)}$	frequency drift over temperature	MSI mode	T _A = -40 to 125 °C	-8	-	6	%



Table 46. MSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter		Conditions	(000000	Min	Тур	Max	Unit	
			D 0 to 0	V _{DD} =1.62 V to 3.6 V	-1.2	-	0.5		
			Range 0 to 3	V _{DD} =2.4 V to 3.6 V	-0.5	-	0.5		
$\Delta_{\text{VDD}}(\text{MSI})^{(2)}$	MSI oscillator frequency drift over V _{DD} (reference is 3 V)	MSI mode	Pango 4 to 7	V _{DD} =1.62 V to 3.6 V	-2.5	-	0.7	%	
ΔΛDD(IM2I), λ		WiSi mode	Range 4 to 7	V _{DD} =2.4 V to 3.6 V	-0.8	-	0.7	70	
			Dango 9 to 11	V _{DD} =1.62 V to 3.6 V	-5	-	1		
			Range 8 to 11	V _{DD} =2.4 V to 3.6 V	-1.6	-			
ΔF _{SAMPLING}	Frequency		$T_A = -40 \text{ to } 85^\circ$,C	-	1	2	0.1	
ΔF _{SAMPLING} (MSI) ⁽²⁾⁽⁶⁾	variation in sampling mode ⁽³⁾	MSI mode	T _A = -40 to 125	°C	-	2	4	%	
P_USB Jitter(MSI) ⁽⁶⁾	Period jitter for USB clock ⁽⁴⁾		PLL mode	for next transition	-	-	-	3.458	20
		Range 11	for paired transition	-	-	-	3.916	ns	
MT_USB	Medium term jitter for USB clock ⁽⁵⁾		for next transition	-	-	-	2	ns	
Jitter(MSI) ⁽⁶⁾			for paired transition	-	-	-	1	113	
CC jitter(MSI) ⁽⁶⁾	RMS cycle-to- cycle jitter	PLL mode R	ange 11	-	-	60	-	ps	
P jitter(MSI) ⁽⁶⁾	RMS Period jitter	PLL mode R	ange 11	-	-	50	-	ps	
		Range 0		-	-	10	20		
		Range 1		-	-	5	10		
t _{SU} (MSI) ⁽⁶⁾	MSI oscillator	Range 2		-	-	4	8		
ISU(IVISI).	start-up time	Range 3		-	-	3	7	us	
		Range 4 to 7	7	-	-	3	6	-	
		Range 8 to 1	11	-	-	2.5	6		
			10 % of final frequency	-	-	0.25	0.5		
t _{STAB} (MSI) ⁽⁶⁾	MSI oscillator stabilization time	PLL mode Range 11	5 % of final frequency	-	-	0.5	1.25	ms	
			1 % of final frequency	-	-	-	2.5		

Symbol	Parameter		Conditions		Min	Тур	Max	Unit
			Range 0	-	-	0.6	1	
			Range 1	-	-	0.8	1.2	
			Range 2	-	-	1.2	1.7	
		MSI and PLL mode	Range 3	-	-	1.9	2.5	
			Range 4	-	-	4.7	6	
(MCI)(6)	MSI oscillator power consumption		Range 5	-	-	6.5	9	
I _{DD} (MSI) ⁽⁶⁾			Range 6	-	-	11	15	μA
			Range 7	-	-	18.5	25	
			Range 8	-	-	62	80	
			Range 9	-	-	85	110	
			Range 10	-	-	110	130	
			Range 11	-	-	155	190	

Table 46. MSI oscillator characteristics⁽¹⁾ (continued)

6. Guaranteed by design.



^{1.} Guaranteed by characterization results.

^{2.} This is a deviation for an individual part once the initial frequency has been measured.

^{3.} Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.

Average period of MSI @48 MHz is compared to a real 48 MHz clock over 28 cycles. It includes frequency tolerance + jitter of MSI @48 MHz clock.

Only accumulated jitter of MSI @48 MHz is extracted over 28 cycles.
 For next transition: min. and max. jitter of 2 consecutive frame of 28 cycles of the MSI @48 MHz, for 1000 captures over 28 cycles.
 For paired transitions: min. and max. jitter of 2 consecutive frame of 56 cycles of the MSI @48 MHz, for 1000 captures over 56 cycles.




Figure 16. Typical current consumption versus MSI frequency

High-speed internal 48 MHz (HSI48) RC oscillator

Table 47. HSI48 oscillator characteristics⁽¹⁾


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI48}	HSI48 Frequency	V _{DD} =3.0V, T _A =30°C	-	48	-	MHz
TRIM	HSI48 user trimming step	-	-	0.11 ⁽²⁾	0.18 ⁽²⁾	%
USER TRIM COVERAGE	HSI48 user trimming coverage	±32 steps	±3 ⁽³⁾	±3.5 ⁽³⁾	-	%
DuCy(HSI48)	Duty Cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
ACC	Accuracy of the HSI48 oscillator over temperature (factory calibrated)	V _{DD} = 3.0 V to 3.6 V, T _A = -15 to 85 °C	-	-	±3 ⁽³⁾	%
ACC _{HSI48_REL}		V _{DD} = 1.65 V to 3.6 V, T _A = -40 to 125 °C	-	-	±4.5 ⁽³⁾	70
D _{VDD} (HSI48)	HSI48 oscillator frequency drift	V _{DD} = 3 V to 3.6 V	-	0.025 ⁽³⁾	0.05 ⁽³⁾	. %
DVDD(I 13146)	with V _{DD}	V _{DD} = 1.65 V to 3.6 V	-	0.05 ⁽³⁾	0.1 ⁽³⁾	/0
t _{su} (HSI48)	HSI48 oscillator start-up time	-	-	2.5 ⁽²⁾	6 ⁽²⁾	μs
I _{DD} (HSI48)	HSI48 oscillator power consumption	-	-	340 ⁽²⁾	380 ⁽²⁾	μA



	Table 471 Tel-40 Coolinator Characteriotics (Continuou)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
N _T jitter	Next transition jitter Accumulated jitter on 28 cycles ⁽⁴⁾	-	-	+/-0.15 ⁽²⁾	-	ns		
P _T jitter	Paired transition jitter Accumulated jitter on 56 cycles ⁽⁴⁾	-	-	+/-0.25 ⁽²⁾	-	ns		

Table 47. HSI48 oscillator characteristics⁽¹⁾ (continued)

- 1. V_{DD} = 3 V, T_A = -40 to 125°C unless otherwise specified.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization results.
- 4. Jitter measurement are performed without clock source activated in parallel.



Low-speed internal (LSI) RC oscillator

Table 48. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI}	LSI Frequency	V _{DD} = 3.0 V, T _A = 30 °C	31.04	-	32.96	kHz
		V_{DD} = 1.62 to 3.6 V, T_A = -40 to 125 °C	29.5	-	34	
t _{SU} (LSI) ⁽²⁾	LSI oscillator start- up time	-	-	80	130	μs
t _{STAB} (LSI) ⁽²⁾	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I _{DD} (LSI) ⁽²⁾	LSI oscillator power consumption	-	-	110	180	nA

- 1. Guaranteed by characterization results.
- 2. Guaranteed by design.



6.3.9 PLL characteristics

The parameters given in *Table 49* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 49. PLL, PLLSAI1 characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ť	PLL input clock ⁽²⁾	-	4	-	16	MHz
f _{PLL_IN}	PLL input clock duty cycle	-	45	-	55	%
£	PLL multiplier output clock P	Voltage scaling Range 1	3.0968	-	80	MHz
f _{PLL_P_OUT}		Voltage scaling Range 2	3.0968	-	26	IVITZ
f _{PLL_Q_OUT}	DLL multiplier output plack O	Voltage scaling Range 1	12	-	80	MHz
	PLL multiplier output clock Q	Voltage scaling Range 2	12	-	26	IVITZ
£	PLL multiplier output clock R	Voltage scaling Range 1	12	-	80	MHz
f _{PLL_R_OUT}		Voltage scaling Range 2	12	-	26	IVITZ
ť	DLL VCC sutraut	Voltage scaling Range 1	96	-	344	MHz
f _{VCO_OUT}	PLL VCO output	Voltage scaling Range 2	96	-	128	IVIIIZ
t _{LOCK}	PLL lock time	-	-	15	40	μs
Jitter	RMS cycle-to-cycle jitter	System clock 90 MLI	-	40	-	Lno
Jillei	RMS period jitter	- System clock 80 MHz	-	30	-	±ps
		VCO freq = 96 MHz	-	200	260	μА
I _{DD} (PLL)	PLL power consumption on V _{DD} ⁽¹⁾	VCO freq = 192 MHz	-	300	380	
	טט -	VCO freq = 344 MHz	-	520	650	

^{1.} Guaranteed by design.

47/

^{2.} Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the 2 PLLs.

6.3.10 Flash memory characteristics

Table 50. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{prog}	64-bit programming time	-	81.69	90.76	μs
+	one row (32 double word) programming time	normal programming	2.61	2.90	
t _{prog_row}		fast programming	1.91	2.12	
	one page (2 Kbyte)	normal programming	20.91	23.24	ms
	programming time	fast programming	15.29	16.98	
t _{ERASE}	Page (2 KB) erase time	-	22.02	24.47	
+	one bank (512 Kbyte) programming time	normal programming	5.35	5.95	S
t _{prog_bank}		fast programming	3.91	4.35	3
t _{ME}	Mass erase time (one or two banks)	-	22.13	24.59	ms
	Average consumption	Write mode	3.4	-	
	from V _{DD}	Erase mode	3.4	-	mA
I _{DD}	Maximum current (peak)	Write mode	7 (for 2 µs)	-	IIIA
		Erase mode	7 (for 41 μs)	-	

^{1.} Guaranteed by design.

Table 51. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
	Data retention	1 kcycle ⁽²⁾ at T _A = 105 °C	15	Va 272
		1 kcycle ⁽²⁾ at T _A = 125 °C	7	
t _{RET}		10 kcycles ⁽²⁾ at T _A = 55 °C	30	Years
		10 kcycles ⁽²⁾ at T _A = 85 °C	15	
		10 kcycles ⁽²⁾ at T _A = 105 °C	10	

^{1.} Guaranteed by characterization results.

^{2.} Cycling performed over the whole temperature range.

6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 52*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter** Conditions Class $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ Voltage limits to be applied on any I/O pin $f_{HCLK} = 80 \text{ MHz}.$ 2B V_{FESD} to induce a functional disturbance conforming to IEC 61000-4-2 Fast transient voltage burst limits to be $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ $f_{HCLK} = 80 \text{ MHz},$ applied through 100 pF on VDD and VSS 5A V_{EFTB} pins to induce a functional disturbance conforming to IEC 61000-4-4

Table 52. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

57/

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{HCLK}] 8 MHz/ 80 MHz	Unit
			0.1 MHz to 30 MHz	1	
S _{EMI}		V _{DD} = 3.6 V, T _A = 25 °C,	30 MHz to 130 MHz	0	dDV
	Peak level	UFQFPN32 package compliant with IEC	130 MHz to 1 GHz	-1	dBµV
		61967-2	1 GHz to 2 GHz	7	
			EMI Level	1	-

Table 53. EMI characteristics

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit	
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V	
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1	C3	250	V	

Table 54. ESD absolute maximum ratings

Guaranteed by characterization results.



DS11451 Rev 4 105/156

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 55. Electrical sensitivities

	Symbol	Parameter	Conditions	Class
Ī	LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOX} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 56*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 56. I/O current injection susceptibility⁽¹⁾

Symbol	Description	Func susce	Unit		
Symbol	Description	Negative injection	Positive injection	Oilit	
	Injected current on all pins except PA4, PA5	-5	N/A ⁽²⁾	mΛ	
INJ	Injected current on PA4, PA5 pins	-5	0	mA	

- 1. Guaranteed by characterization results.
- 2. Injection is not possible.



6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under the conditions summarized in *Table 21: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Table 57. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{IL} ⁽¹⁾	I/O input low level voltage	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	-	-	0.3xV _{DDIOx} (2)		
	I/O input low level voltage	1.62 V <v<sub>DDIOX<3.6 V</v<sub>	-	-	0.39xV _{DDIOx} -0.06 ⁽³⁾	٧	
	I/O input low level voltage	1.08 V <v<sub>DDIOx<1.62 V</v<sub>	-	ı	0.43xV _{DDIOx} -0.1 ⁽³⁾		
	I/O input high level voltage	1.62 V <v<sub>DDIOX<3.6 V</v<sub>	0.7xV _{DDIOx} (2)	-	-	V	
V _{IH} ⁽¹⁾	I/O input high level voltage	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	0.49xV _{DDIOX} +0.26 ⁽³⁾	-	-		
	I/O input high level voltage	1.08 V <v<sub>DDIOx<1.62 V</v<sub>	0.61xV _{DDIOX} +0.05 ⁽³⁾	-	-		
V _{hys} ⁽³⁾	TT_xx, FT_xxx and NRST I/O input hysteresis	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	-	200	-	mV	
	FT_xx input leakage current ⁽³⁾⁽⁵⁾	$V_{IN} \le Max(V_{DDXXX})^{(6)(7)}$	-	ı	±100	nA	
		$\begin{aligned} &Max(V_{DDXXX}) \leq V_{IN} \leq \\ &Max(V_{DDXXX}) + 1 \; V^{(6)(7)} \end{aligned}$	-	ı	650		
		$Max(V_{DDXXX})+1 V < V_{IN} \le 5.5 V^{(6)(7)}$	-	ı	200		
I _{lkg} ⁽⁴⁾	FT_u and PC3 I/Os	$V_{IN} \le Max(V_{DDXXX})^{(6)(7)}$	-	-	±150		
		$\begin{aligned} &Max(V_{DDXXX}) \leq V_{IN} \leq \\ &Max(V_{DDXXX}) + 1 \ V^{(6)(7)} \end{aligned}$	-	-	2500 ⁽³⁾		
		$Max(V_{DDXXX})+1 V < V_{IN} \le 5.5 V^{(6)(7)}$	-	-	250		
	TT_xx input leakage current	$V_{IN} \le Max(V_{DDXXX})^{(6)}$	-	-	±150		
		$\max(V_{\text{DDXXX}}) \le V_{\text{IN}} < 3.6 \text{ V}^{(6)}$	-	-	2000 ⁽³⁾		
R _{PU}	Weak pull-up equivalent resistor (8)	V _{IN} = V _{SS}	25	40	55	kΩ	
R _{PD}	Weak pull-down equivalent resistor ⁽⁸⁾	$V_{IN} = V_{DDIOx}$	25	40	55	kΩ	
C _{IO}	I/O pin capacitance	-	-	5	-	pF	



- 1. Refer to Figure 18: I/O input characteristics.
- 2. Tested in production.
- 3. Guaranteed by design.
- 4. This value represents the pad leakage of the IO itself. The total product pad leakage is provided by this formula: $I_{Total_lleak_max} = 10 \ \mu A + [number of IOs where V_{IN}]$ is applied on the pad] $_x I_{lkg}(Max)$.
- 5. All FT_xx GPIOs except FT_u and PC3 I/Os.
- 6. Max(V_{DDXXX}) is the maximum value of all the I/O supplies.
- To sustain a voltage higher than Min(V_{DD}, V_{DDA}, V_{DDUSB}) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.
- 8. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 18* for standard I/Os, and in *Figure 18* for 5 V tolerant I/Os.



Figure 18. I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OI}/V_{OH}).



In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DDIOx}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 18: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see Table 18: Voltage characteristics).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Table 58. Output voltage characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4	
V _{OH}	Output high level voltage for an I/O pin	I _{IO} = 8 mA V _{DDIOx} ≥ 2.7 V	V _{DDIOx} -0.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = 8 mA V _{DDIOx} ≥ 2.7 V	2.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 20 mA	-	1.3	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	V _{DDIOx} ≥ 2.7 V	V _{DDIOx} -1.3	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 4 mA	-	0.45	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	V _{DDIOx} ≥ 1.62 V	V _{DDIOx} -0.45	-	V
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 2 mA	-	0.35 _x V _{DDIOx}	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	1.62 V ≥ V _{DDIOx} ≥ 1.08 V	0.65 _x V _{DDIOx}	-	
		$ I_{IO} = 20 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	-	0.4	
V _{OLFM+}	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with "f" option)	I _{IO} = 10 mA V _{DDIOx} ≥ 1.62 V	-	0.4	
		$ I_{IO} = 2 \text{ mA}$ 1.62 V \geq V _{DDIOx} \geq 1.08 V	-	0.4	

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 18:* Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 19* and *Table 59*, respectively.



DS11451 Rev 4 109/156

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 59. I/O AC characteristics⁽¹⁾⁽²⁾

Speed	Symbol	Parameter	Conditions	Min	Max	Unit		
			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	5			
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	1			
	Fmax	Maximum frequency	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	0.1	MHz		
	Fillax		C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	10	IVITZ		
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	1.5			
00			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	0.1			
00		Tr/Tf Output rise and fall time	C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	25			
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	52			
	Tr/Tf		C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	140	no		
"	11/11		C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	17	ns		
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	37			
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	110			
			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	25			
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	10			
	Fmay	Maria de Caración	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	1	MHz		
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	50	IVITZ		
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	15			
01			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	1			
01			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	9			
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	16	1		
	Tr/Tf	Output rise and fall time	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	40	ne		
	11/11	Output rise and fall time	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	4.5	ns		
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	9			
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	21			



Table 59. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	50	
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	25	
		Maximum fraguency	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	5	NAL 1-
	Fmax	nax Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	100 ⁽³⁾	MHz
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	37.5	
10			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	5	
10			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	5.8	
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	11	
	Tr/Tf	Output rice and fall time	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	28	ns
	11/11	Output rise and fall time	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	2.5	
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	5	
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	12	
			C=30 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	120 ⁽³⁾	
			C=30 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	50	
	Fmay	Maximum fraguancy	C=30 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	10	MHz
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	180 ⁽³⁾	IVITZ
11			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	75	
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	10	
			C=30 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	3.3	
	Tr/Tf	Output rise and fall time	C=30 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	6	ns
		_	C=30 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	16	
Fm+	Fmax	Maximum frequency	C=50 pF, 1.6 V≤V _{DDIOx} ≤3.6 V	-	1	MHz
FIIIT	Tf	Output fall time ⁽⁴⁾	-30 με, 1.0 ν = ν _{DDIOχ} = 3.0 ν	-	5	ns

The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the RM0394 reference manual for a description of GPIO Port configuration register.

^{2.} Guaranteed by design.

^{3.} This value represents the I/O capability but the maximum system frequency is limited to 80 MHz.

^{4.} The fall time is defined between 70% and 30% of the output waveform accordingly to I²C specification.




Figure 19. I/O AC characteristics definition⁽¹⁾

1. Refer to Table 59: I/O AC characteristics.

6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PI} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 _x V _{DDIOx}	V
V _{IH(NRST)}	NRST input high level voltage	-	0.7 _x V _{DDIOx}	-	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	70	ns
V _{NF(NRST)}	NRST input not filtered pulse	1.71 V ≤ V _{DD} ≤ 3.6 V	350	-	-	ns

Table 60. NRST pin characteristics⁽¹⁾

577

^{1.} Guaranteed by design.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 20. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 60: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

6.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 61. EXTI Input Characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PLEC	Pulse length to event controller	-	20	-	-	ns

^{1.} Guaranteed by design.

6.3.17 Analog switches booster

Table 62. Analog switches booster characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
V _{DD}	Supply voltage	1.62	-	3.6	V
t _{SU(BOOST)}	Booster startup time	-	-	240	μs
	Booster consumption for $1.62 \text{ V} \leq \text{V}_{DD} \leq 2.0 \text{ V}$	-	-	250	
I _{DD(BOOST)}	Booster consumption for $2.0 \text{ V} \leq \text{V}_{DD} \leq 2.7 \text{ V}$	-	-	500	μΑ
	Booster consumption for $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-	-	900	

1. Guaranteed by design.

6.3.18 Analog-to-Digital converter characteristics

Unless otherwise specified, the parameters given in *Table 63* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 21: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 63. ADC characteristics⁽¹⁾ (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V_{DDA}	Analog supply voltage	-	1.62	-	3.6	V	
\/	Docitive reference veltage	V _{DDA} ≥ 2 V	2	-	V_{DDA}	V	
V_{REF+}	Positive reference voltage	V _{DDA} < 2 V		V_{DDA}		V	
V _{REF-}	Negative reference voltage	-		V_{SSA}			
£	ADC aloak froguency	Range 1	0.14	-	80	MHz	
f _{ADC}	ADC clock frequency	Range 2	0.14	0.14 -		IVIHZ	
		Resolution = 12 bits	-	-	5.33		
	Sampling rate for FAST	Resolution = 10 bits	-	-	6.15		
	channels	Resolution = 8 bits	-	-	7.27		
f _s		Resolution = 6 bits	-	-	8.88	Msps	
^I S		Resolution = 12 bits	-	-	4.21	ivisps	
	Sampling rate for SLOW	Resolution = 10 bits	-	-	4.71		
	channels	Resolution = 8 bits	-	-	5.33		
		Resolution = 6 bits	-	-	6.15		
f_{TRIG}	External trigger frequency	f _{ADC} = 80 MHz Resolution = 12 bits	-	-	5.33	MHz	
		Resolution = 12 bits	-	-	15	1/f _{ADC}	
V _{CMIN}	Input common mode	Differential mode	(V _{REF+} + V _{REF-})/2 - 0.18	(V _{REF+} + V _{REF-})/2	(V _{REF+} + V _{REF-})/2 + 0.18	V	
V _{AIN} (3)	Conversion voltage range(2)	-	0	-	V _{REF+}	V	
R _{AIN}	External input impedance	-	-	-	50	kΩ	
C_{ADC}	Internal sample and hold capacitor	-	-	5	-	pF	
t _{STAB}	Power-up time	-		1		conversion cycle	
+.	Calibration time	f _{ADC} = 80 MHz		1.45		μs	
t_{CAL}	Calibration time	-		116			



Table 63. ADC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	Trianana	CKMODE = 00	1.5	2	2.5		
	Trigger conversion latency Regular and	CKMODE = 01	-	-	2.0	1 /F	
t _{LATR}	injected channels without conversion abort	CKMODE = 10	-	-	2.25	1/f _{ADC}	
	conversion about	CKMODE = 11	-	-	2.125		
	Tainanan aan kanainn	CKMODE = 00	2.5	3	3.5		
	Trigger conversion latency Injected channels	CKMODE = 01	-	-	3.0		
t _{LATRINJ}	aborting a regular conversion	CKMODE = 10	-	-	3.25	1/f _{ADC}	
	Conversion	CKMODE = 11	-	-	3.125		
	Compiler time	f _{ADC} = 80 MHz	0.03125	-	8.00625	μs	
t _s	Sampling time	-	2.5	-	640.5	1/f _{ADC}	
t _{ADCVREG_STUP}	ADC voltage regulator start-up time	-	-	-	20	μs	
	Total conversion time (including sampling time)	f _{ADC} = 80 MHz Resolution = 12 bits	0.1875	-	8.1625	μs	
t _{CONV}		Resolution = 12 bits	success	ts + 12.5 cycles for successive approximation = 15 to 653			
		fs = 5 Msps	-	730	830		
I _{DDA} (ADC)	ADC consumption from the V _{DDA} supply	fs = 1 Msps	-	160	220	μΑ	
	and vood cabbiy	fs = 10 ksps	-	16	50		
	ADC consumption from	fs = 5 Msps	-	130	160		
I _{DDV_S} (ADC)	the V _{REF+} single ended	fs = 1 Msps	-	30	40	μΑ	
	mode	fs = 10 ksps	-	0.6	2		
	ADC consumption from	fs = 5 Msps	-	260	310		
I _{DDV_D} (ADC)	the V _{REF+} differential	fs = 1 Msps	-	60	70	μΑ	
	mode	fs = 10 ksps	-	1.3	3		

^{1.} Guaranteed by design

The maximum value of R_{AIN} can be found in *Table 64: Maximum ADC RAIN*.

^{2.} The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disable when $V_{DDA} \ge 2.4$ V.

^{3.} V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA} , depending on the package. Refer to Section 4: Pinouts and pin description for further details.

Table 64. Maximum ADC R_{AIN}⁽¹⁾⁽²⁾

Donalution	Sampling cycle	Sampling time [ns]	R _{AIN} n	nax (Ω)
Resolution	@80 MHz	@80 MHz	Fast channels ⁽³⁾	Slow channels ⁽⁴⁾
	2.5	31.25	100	N/A
	6.5	81.25	330	100
	12.5	156.25	680	470
40 5:4-	24.5	306.25	1500	1200
12 bits	47.5	593.75	2200	1800
	92.5	1156.25	4700	3900
	247.5	3093.75	12000	10000
	640.5	8006.75	39000	33000
	2.5	31.25	120	N/A
	6.5	81.25	390	180
	12.5	156.25	820	560
40 1:11	24.5	306.25	1500	1200
10 bits	47.5	593.75	2200	1800
	92.5	1156.25	5600	4700
	247.5	3093.75	12000	10000
	640.5	8006.75	47000	39000
	2.5	31.25	180	N/A
	6.5	81.25	470	270
	12.5	156.25	1000	680
0 6:4-	24.5	306.25	1800	1500
8 bits	47.5	593.75	2700	2200
	92.5	1156.25	6800	5600
	247.5	3093.75	15000	12000
	640.5	8006.75	50000	50000
	2.5	31.25	220	N/A
	6.5	81.25	560	330
	12.5	156.25	1200	1000
C 1:4-	24.5	306.25	2700	2200
6 bits	47.5	593.75	3900	3300
	92.5	1156.25	8200	6800
	247.5	3093.75	18000	15000
	640.5	8006.75	50000	50000

^{1.} Guaranteed by design.

- 2. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disable when V_{DDA} \geq 2.4 V.
- 3. Fast channels are: PC0, PC1, PC2, PC3, PA0, PA1.
- 4. Slow channels are: all ADC inputs except the fast channels.



DS11451 Rev 4 117/156

Table 65. ADC accuracy - limited test conditions $\mathbf{1}^{(1)(2)(3)}$

Sym- bol	Parameter		Conditions ⁽⁴	test conditions 11.77-77	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	4	5	
	Total		ended	Slow channel (max speed)	-	4	5	
ET	unadjusted error		Differential	Fast channel (max speed)	-	3.5	4.5	
			Differential	Slow channel (max speed)	-	3.5	4.5	
			Single	Fast channel (max speed)	-	1	2.5	
EO	Offset		ended	Slow channel (max speed)	-	1	2.5	
	error		Differential	Fast channel (max speed)	-	1.5	2.5	
			Dillerential	Slow channel (max speed)	-	1.5	2.5	
			Single	Fast channel (max speed)	-	2.5	4.5	
EG	Cain arrar		ended	Slow channel (max speed)	-	2.5	4.5	LSB
EG	Gain error		Differential	Fast channel (max speed)	-	2.5	3.5	LOD
			Dillerential	Slow channel (max speed)	-	2.5	3.5	
			Single	Fast channel (max speed)	-	1	1.5	
Differential ED linearity error		ended	Slow channel (max speed)	-	1	1.5		
	ADC clock frequency ≤	Differential	Fast channel (max speed)	-	1	1.2		
	80 MHz,	Dillerential	Slow channel (max speed)	-	1	1.2		
		Sampling rate ≤ 5.33 Msps, V _{DDA} = VREF+ = 3 V, Sin	Single	Fast channel (max speed)	-	1.5	2.5	
EL	Integral linearity	TA = 25 °C	ended	Slow channel (max speed)	-	1.5	2.5	
	error		Differential	Fast channel (max speed)	-	1	2	
			Dillerential	Slow channel (max speed)	-	1	2	
			Single	Fast channel (max speed)	10.4	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10.4	10.5	-	bits
LINOB	bits		Differential	Fast channel (max speed)	10.8	10.9	-	טונס
			Dillerential	Slow channel (max speed)	10.8	10.9	-	
	Cianal to		Single	Fast channel (max speed)	64.4	65	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	64.4	65	ı	
SINAD	distortion		Differential	Fast channel (max speed)	66.8	67.4	ı	
	ratio		Dillerential	Slow channel (max speed)	66.8	67.4	-	dB
			Single ended Differential	Fast channel (max speed)	65	66	-	ub
SNR	Signal-to-			Slow channel (max speed)	65	66	ı	
SINK	noise ratio			Fast channel (max speed)	67	68	-	
			Dilletetitial	Slow channel (max speed)	67	68	-	



Table 65. ADC accuracy - limited test conditions $1^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter	C	Min	Тур	Max	Unit		
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-74	-73	
THD	Total harmonic	80 MHz, Sampling rate ≤ 5.33 Msps,	ended	Slow channel (max speed)	-	-74	-73	dB
distortion	$V_{DDA} = V_{REF+} = 3 \text{ V},$	Differential	Fast channel (max speed)	-	-79	-76	uБ	
	TA = 25 °C		Slow channel (max speed)	-	-79	-76		

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



DS11451 Rev 4 119/156

Table 66. ADC accuracy - limited test conditions $2^{(1)(2)(3)}$

Sym- bol	Parameter		Conditions ⁽⁴	test conditions 2(%-%-)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	4	6.5	
	Total		ended	Slow channel (max speed)	-	4	6.5	
ET	unadjusted error		Differential	Fast channel (max speed)	-	3.5	5.5	
			Differential	Slow channel (max speed)	-	3.5	5.5	
			Single	Fast channel (max speed)	-	1	4.5	
EO	Offset		ended	Slow channel (max speed)	-	1	5	
	error		Differential	Fast channel (max speed)	-	1.5	3	
			Dillerential	Slow channel (max speed)	-	1.5	3	
			Single	Fast channel (max speed)	-	2.5	6	
EG	Cain arrar		ended	Slow channel (max speed)	-	2.5	6	LSB
EG	Gain error		Differential	Fast channel (max speed)	-	2.5	3.5	LSB
			Dillerential	Slow channel (max speed)	-	2.5	3.5	
			Single	Fast channel (max speed)	-	1	1.5	
ED Differential linearity error			ended	Slow channel (max speed)	-	1	1.5	
	_	ADC clock frequency ≤	Differential	Fast channel (max speed)	-	1	1.2	
	80 MHz,	Sincicitia	Slow channel (max speed)	-	1	1.2		
		Sampling rate ≤ 5.33 Msps,	Single	Fast channel (max speed)	-	1.5	3.5	
EL	Integral		ended	Slow channel (max speed)	-	1.5	3.5	
EL.	linearity error		D:((: (: -	Fast channel (max speed)	-	1	3]
			Differential	Slow channel (max speed)	-	1	2.5	
			Single	Fast channel (max speed)	10	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.5	-	bits
LINOB	bits		Differential	Fast channel (max speed)	10.7	10.9	-	DILS
			Dillerential	Slow channel (max speed)	10.7	10.9	-	
	Cianal to		Single	Fast channel (max speed)	62	65	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	62	65	-	
SINAD	distortion		Differential	Fast channel (max speed)	66	67.4	-	
	ratio		Dillerential	Slow channel (max speed)	66	67.4	-	40
			Single ended	Fast channel (max speed)	64	66	-	dB
SNR	Signal-to-			Slow channel (max speed)	64	66	-	
SINK	noise ratio		D.W	Fast channel (max speed)	66.5	68	-	
			Differential	Slow channel (max speed)	66.5	68	-	



Table 66. ADC accuracy - limited test conditions $2^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter	C	Conditions ⁽⁴⁾					
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-74	-65	
THD	Total harmonic	Total 80 MHz.	ended	Slow channel (max speed)	1	-74	-67	dB
טחו	distortion	Sampling rate ≤ 5.33 Msps,	Differential	Fast channel (max speed)	-	-79	-70	иБ
		2 V ≤ V _{DDA}	Dillerential	Slow channel (max speed)	1	-79	-71	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



DS11451 Rev 4 121/156

Table 67. ADC accuracy - limited test conditions $3^{(1)(2)(3)}$

Sym- bol	Parameter	(Conditions ⁽⁴⁾				Max	Unit
			Single	Fast channel (max speed)	-	5.5	7.5	
	Total		ended	Slow channel (max speed)	-	4.5	6.5	
ET	unadjusted error		Differential	Fast channel (max speed)	-	4.5	7.5	
			Dillerential	Slow channel (max speed)	-	4.5	5.5	
			Single	Fast channel (max speed)	-	2	5	
EO	Offset		ended	Slow channel (max speed)	-	2.5	5	
	error		Differential	Fast channel (max speed)	-	2	3.5	
			Dillerential	Slow channel (max speed)	-	2.5	3	
			Single	Fast channel (max speed)	-	4.5	7	
EG	Gain error		ended	Slow channel (max speed)	-	3.5	6	LSB
EG	Gain enoi		Differential	Fast channel (max speed)	-	3.5	4	LSB
			Dillerential	Slow channel (max speed)	-	3.5	5	
			Single	Fast channel (max speed)	-	1.2	1.5	
Differential linearity		ended	Slow channel (max speed)	-	1.2	1.5		
	error	80 MHz, Sampling rate ≤ 5.33 Msps,	Differential -	Fast channel (max speed)	-	1	1.2	
			Dillerential	Slow channel (max speed)	-	1	1.2	
		1.65 V ≤ $V_{DDA} = V_{REF+} ≤$ 3.6 V,	Single	Fast channel (max speed)	ı	3	3.5	
EL	Integral linearity	Voltage scaling Range 1	ended	Slow channel (max speed)	ı	2.5	3.5]
	error			Fast channel (max speed)	1	2	2.5	
			Dillerential	Slow channel (max speed)	ı	2	2.5	
			Single	Fast channel (max speed)	10	10.4	ı	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.4	ı	bits
LINOB	bits		Differential	Fast channel (max speed)	10.6	10.7	-	Dita
			Dilicicitiai	Slow channel (max speed)	10.6	10.7	ı	
	Signal-to-		Single	Fast channel (max speed)	62	64	ı	
SINAD	noise and		ended	Slow channel (max speed)	62	64	ı	
distortion		Differential	Fast channel (max speed)	65	66	ı		
TallO		Dilicicitiai	Slow channel (max speed)	65	66	ı	dB	
		Single	Fast channel (max speed)	63	65	-	מט	
SNR	Signal-to-	o- en		Slow channel (max speed)	63	65	ı	
CIVIC	noise ratio		Differential	Fast channel (max speed)	66	67	-	
			Dillorential	Slow channel (max speed)	66	67	-	



Table 67. ADC accuracy - limited test conditions $3^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter	C	Conditions ⁽⁴⁾					Unit
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-69	-67	
	Total	80 MHz, Sampling rate ≤ 5.33 Msps,	ended	Slow channel (max speed)	-	-71	-67	
THD	harmonic distortion	$1.65 \text{ V} \le \text{V}_{\text{DDA}} = \text{V}_{\text{REF+}} \le$		Fast channel (max speed)	-	-72	-71	dB
	distortion	3.6 V, Voltage scaling Range 1	Differential	Slow channel (max speed)	-	-72	-71	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



DS11451 Rev 4 123/156

Table 68. ADC accuracy - limited test conditions $4^{(1)(2)(3)}$

Sym- bol	Parameter	(Conditions ⁽⁴⁾				Max	Unit
			Single	Fast channel (max speed)	-	5	5.4	
ET	Total unadjusted		ended	Slow channel (max speed)	-	4	5	
_ L1	error		Differential	Fast channel (max speed)	-	4	5	
			Dillerential	Slow channel (max speed)	-	3.5	4.5	
			Single	Fast channel (max speed)	1	2	4	
EO	Offset		ended	Slow channel (max speed)	ı	2	4	
	error		Differential F		1	2	3.5	
		Dillerentia		Slow channel (max speed)	-	2	3.5	
			Single	Fast channel (max speed)	-	4	4.5	
EG	Gain error		ended	Slow channel (max speed)	-	4	4.5	LSB
EG	Gain enoi		Differential	Fast channel (max speed)	-	3	4	LOD
			Dillerential	Slow channel (max speed)	-	3	4	
			Single	Fast channel (max speed)	-	1	1.5	
ED	Differential	ty ADC clock frequency ≤ 26 MHz,	ended	Slow channel (max speed)	-	1	1.5	
	ED linearity error		Differential	Fast channel (max speed)	-	1	1.2	
			Dillerential	Slow channel (max speed)	-	1	1.2	
		$1.65 \text{ V} \le \text{V}_{\text{DDA}} = \text{VREF+} \le$ 3.6 V,	Single	Fast channel (max speed)	-	2.5	3	
EL	Integral linearity	Voltage scaling Range 2	ended	Slow channel (max speed)	-	2.5	3	
	error		Differential	Fast channel (max speed)	-	2	2.5	
			Dillerential	Slow channel (max speed)	-	2	2.5	
			Single	Fast channel (max speed)	10.2	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10.2	10.5	-	bits
ENOB	bits		Differential	Fast channel (max speed)	10.6	10.7	-	DILS
			Dillerential	Slow channel (max speed)	10.6	10.7	-	
	Cianal to		Single	Fast channel (max speed)	63	65	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	63	65	-	
SINAD	distortion		Differential	Fast channel (max speed)	65	66	-	
	ratio		Dillerential	Slow channel (max speed)	65	66	-	ЧD
		Single	Fast channel (max speed)	64	65	1	dB	
SNR	Signal-to-		ended	Slow channel (max speed)	64	65	-	
SINK	noise ratio		Differential	Fast channel (max speed)	66	67	-	
	HUISE TALIO		Differential	Slow channel (max speed)	66	67	ı	



Sym-Conditions⁽⁴⁾ Parameter Unit Min Тур Max bol Fast channel (max speed) -71 -69 ADC clock frequency ≤ Single 26 MHz, Total ended Slow channel (max speed) -71 -69 THD harmonic 1.65 V ≤ V_{DDA} = VREF+ ≤ dΒ Fast channel (max speed) -73 -72 distortion 3.6 V, Differential Voltage scaling Range 2 Slow channel (max speed) -73 -72

Table 68. ADC accuracy - limited test conditions $4^{(1)(2)(3)}$ (continued)

- Guaranteed by design.
- ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.




Figure 21. ADC accuracy characteristics



DS11451 Rev 4 125/156




Figure 22. Typical connection diagram using the ADC

- 1. Refer to *Table 63: ADC characteristics* for the values of R_{AIN} and C_{ADC}.
- 2. C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 57: I/O static characteristics* for the value of the pad capacitance). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.
- 3. Refer to Table 57: I/O static characteristics for the values of Ilkg.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 9: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

6.3.19 Digital-to-Analog converter characteristics

Table 69. DAC characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage for DAC ON		ffer OFF (no resistive OUTx pin or internal	1.71	-	3.6	
		Other modes		1.80	-		
V _{REF+}	Positive reference voltage	DAC output buffer OFF (no resistive load on DAC1_OUTx pin or internal connection)		1.71	-	V _{DDA}	V
		Other modes		1.80	-		
V _{REF-}	Negative reference voltage		-		V_{SSA}		
R _L	Resistive load	DAC output connected to V _{SSA}		5	-	-	kΩ
[buffer ON	connected to V _{DDA}	25	-	-	
R _O	Output Impedance	DAC output bu	ffer OFF	9.6	11.7	13.8	kΩ
	Output impedance sample	V_{DD} = 2.7 V		-	-	2	1.0
R _{BON}	and hold mode, output buffer ON	V _{DD} = 2.0 V		-	-	3.5	kΩ
В	Output impedance sample	V _{DD} = 2.7 V V _{DD} = 2.0 V		-	-	16.5	1:0
R _{BOFF}	and hold mode, output buffer OFF			-	-	18.0	kΩ
C _L	Canacitive land	DAC output buffer ON		-	-	50	pF
C _{SH}	Capacitive load	Sample and ho	old mode	-	0.1	1	μF
V _{DAC_OUT}	Voltage on DAC1_OUTx output	DAC output bu	ffer ON	0.2	-	V _{REF+} - 0.2	V
	σαιραι	DAC output bu	ffer OFF	0	-	V _{REF+}	
	Cattling time (full and a for		±0.5 LSB	-	1.7	3	
	Settling time (full scale: for a 12-bit code transition	Normal mode DAC output	±1 LSB	-	1.6	2.9	
	between the lowest and the highest input codes	buffer ON	±2 LSB	-	1.55	2.85	
t _{SETTLING}	when DAC1_OUTx	CL ≤ 50 pF, RL ≥ 5 kΩ	±4 LSB	-	1.48	2.8	μs
	reaches final value ±0.5LSB, ±1 LSB, ±2 LSB,		±8 LSB	-	1.4	2.75	
	±4 LSB, ±8 LSB)	Normal mode [OFF, ±1LSB, C	DAC output buffer CL = 10 pF	-	2	2.5	
t (2)	Wakeup time from off state (setting the ENx bit in the	Normal mode DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω		-	4.2	7.5	
t _{WAKEUP} ⁽²⁾	DAC Control register) until final value ±1 LSB	Normal mode [OFF, CL ≤ 10 p	DAC output buffer F	-	2	5	μs
PSRR	V _{DDA} supply rejection ratio	Normal mode I CL ≤ 50 pF, RL	DAC output buffer ON $= 5 \text{ k}\Omega$, DC	-	-80	-28	dB



Table 69. DAC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Co	nditions	Min	Тур	Max	Unit
T _{W_to_W}	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC1_OUTx for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL CL ≤ 10 pF	≥ 5 kΩ	1 1.4	-	-	μs
		DAC1_OUTx	DAC output buffer ON, C _{SH} = 100 nF	-	0.7	3.5	me
	Sampling time in sample and hold mode (code transition between the	pin connected	DAC output buffer OFF, C _{SH} = 100 nF	-	10.5	18	ms
^t SAMP			DAC output buffer OFF	-	2	3.5	μs
I _{leak}	Output leakage current	Sample and ho DAC1_OUTx p		-	-	_(3)	nA
Cl _{int}	Internal sample and hold capacitor		-	5.2	7	8.8	pF
t _{TRIM}	Middle code offset trim time	DAC output bu	ffer ON	50	-	-	μs
V _{offset}	Middle code offset for 1	V _{REF+} = 3.6 V		-	1500	-	μV
v offset	trim code step	V _{REF+} = 1.8 V		-	750	-	μν
		DAC output	No load, middle code (0x800)	-	315	500	
		buffer ON	No load, worst code (0xF1C)	-	450	670	
I _{DDA} (DAC)	DAC consumption from V_{DDA}	DAC output buffer OFF	No load, middle code (0x800)	_	-	0.2	μΑ
		Sample and ho	old mode, C _{SH} =	-	315 x Ton/(Ton +Toff) (4)	670 x Ton/(Ton +Toff) (4)	



Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
		DAC output	No load, middle code (0x800)	-	185	240	
		buffer ON	No load, worst code (0xF1C)	-	340	400	
	D.O. 11. 6	DAC output buffer OFF	' ' ' 1 1 1 1 1 1 1	155	205		
I _{DDV} (DAC)	DAC consumption from V _{REF+}	Sample and ho C _{SH} = 100 nF,	old mode, buffer ON, worst case	-	185 _x Ton/(Ton +Toff) (4)	400 x Ton/(Ton +Toff) (4)	μА
		Sample and hold mo C _{SH} = 100 nF, worst	old mode, buffer OFF, worst case	-	155 _x Ton/(Ton +Toff) (4)	205 x Ton/(Ton +Toff) (4)	

Table 69. DAC characteristics⁽¹⁾ (continued)

- 1. Guaranteed by design.
- 2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
- 3. Refer to Table 57: I/O static characteristics.
- 4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0394 reference manual for more details.




Figure 23. 12-bit buffered / non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

Table 70. DAC accuracy⁽¹⁾

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit
DNL	Differential non	DAC output buffer ON		-	-	±2	
DINL	linearity (2)	DAC output buffer OFF		-	-	±2	
-	monotonicity	10 bits		,	guarantee	d	
INL	Integral non	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±4	
IINL	linearity ⁽³⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±4	
		DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±12	LOD
Offset	Offset error at code 0x800 ⁽³⁾			-	-	±25	LSB
		DAC output buffer OFF CL ≤ 50 pF, no RL	•	-	-	±8	
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±5	
OffsetCal	Offset Error at code 0x800	DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±5	
OliseiCai	after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	-	-	±7	
Cain	Gain error ⁽⁵⁾	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±0.5	0/
Gain	Gain error	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±0.5	%
TUE	Total	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±30	LCD
IUE	unadjusted error	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±12	LSB
TUECal	Total unadjusted error after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±23	LSB
SNR	Signal-to-noise	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ 1 kHz, BW 500 kHz		-	71.2	-	dB
NIC	ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		-	71.6	-	u D
TUD	Total harmonic	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1	kHz	-	-78	-	dР
THD	distortion	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	-79	-	dB

Table 70. DAC accuracy⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SINAD	Signal-to-noise and distortion	DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω , 1 kHz	-	70.4	-	dB
	ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	71	-	uБ
ENOB	Effective	DAC output buffer ON $CL \le 50$ pF, $RL \ge 5$ k Ω , 1 kHz	-	11.4	-	bits
ENOR	number of bits	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	11.5	-	DILS

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V_{REF+} – 0.2) V when buffer is ON.



6.3.20 Comparator characteristics

Table 71. COMP characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage		-	1.62	-	3.6	
V _{IN}	Comparator input voltage range		-	0	-	V_{DDA}	V
V _{BG} ⁽²⁾	Scaler input voltage	-			V _{REFINT}	-	
V _{SC}	Scaler offset voltage		-	-	±5	±10	mV
I (CCALED)	Scaler static consumption	BRG_EN=0 (br	ridge disable)	-	200	300	nA
I _{DDA} (SCALER)	from V _{DDA}	BRG_EN=1 (br	ridge enable)	-	0.8	1	μΑ
t _{START_SCALER}	Scaler startup time		-	-	100	200	μs
		High-speed	V _{DDA} ≥ 2.7 V	-	-	5	
	Comparator startup time to reach propagation delay specification	mode	V _{DDA} < 2.7 V	-	-	7	
t _{START}		Ma dissers and a	V _{DDA} ≥ 2.7 V	-	-	15	μs
		Medium mode	V _{DDA} < 2.7 V	-	-	25	
		Ultra-low-powe	r mode	-	-	40	
		High-speed	V _{DDA} ≥ 2.7 V	-	55	80	
₄ (3)	Propagation delay with	mode	V _{DDA} < 2.7 V	-	65	100	ns
t _D ⁽³⁾	100 mV overdrive	Medium mode		-	0.55	0.9	
		Ultra-low-powe	r mode	-	4	7	μs
V _{offset}	Comparator offset error	Full common mode range	-	-	±5	±20	mV
		No hysteresis	1	-	0	-	
.,		Low hysteresis		-	8	-	
V_{hys}	Comparator hysteresis	Medium hysteresis		-	15	-	- mV -
		High hysteresis		-	27	-	

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
			Static	-	400	600	
		power mode	With 50 kHz ±100 mV overdrive square signal	-	1200	1	nA
			Static	-	5	7	
I _{DDA} (COMP)	Comparator consumption from V _{DDA}	Medium mode	With 50 kHz ±100 mV overdrive square signal	-	6	-	μA
			Static	-	70	100	μΛ
		High-speed mode	With 50 kHz ±100 mV overdrive square signal	-	75	-	
l _{bias}	Comparator input bias current		-	-	-	_(4)	nA

Table 71. COMP characteristics⁽¹⁾ (continued)

6.3.21 Operational amplifiers characteristics

Table 72. OPAMP characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage ⁽²⁾	-	1.8	-	3.6	V
CMIR	Common mode input range	-	0	-	V _{DDA}	V
VI	Input offset	25 °C, No Load on output.	-	-	±1.5	mV
VI _{OFFSET}	voltage	All voltage/Temp.	-	-	±3	IIIV
AV/1	Input offset	Normal mode	-	±5	-	μV/°C
ΔVI _{OFFSET}	voltage drift	Low-power mode	-	±10	-	μν/ Ο
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1 x V _{DDA})	-	-	0.8	1.1	mV
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9 x V _{DDA})	-	-	1	1.35	IIIV

^{1.} Guaranteed by design, unless otherwise specified.

^{2.} Refer to Table 24: Embedded internal voltage reference.

^{3.} Guaranteed by characterization results.

^{4.} Mostly I/O leakage when used in analog mode. Refer to I_{lkg} parameter in Table 57: I/O static characteristics.

Table 72. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Cor	iditions	Min	Тур	Max	Unit
	Deixa averant	Normal mode	V > 2 V	-	-	500	
I _{LOAD}	Drive current	Low-power mode	- V _{DDA} ≥ 2 V	-	-	100	
	Drive current in	Normal mode	V > 2 V	-	-	450	μA
I _{LOAD_PGA}	PGA mode	Low-power mode	- V _{DDA} ≥ 2 V	-	-	50	
В	Resistive load (connected to	Normal mode	V <2V	4	-	-	
R _{LOAD}	VSSA or to VDDA)	Low-power mode	- V _{DDA} < 2 V	20	-	-	kΩ
В	Resistive load in PGA mode	Normal mode	- V _{DDA} < 2 V	4.5	-	-	KL2
R _{LOAD_PGA}	(connected to VSSA or to V _{DDA})	Low-power mode	VDDA V Z V	40	-	-	
C _{LOAD}	Capacitive load		-	-	-	50	pF
CMRR	Common mode	Normal mode		-	-85	-	dB
CIVICK	rejection ratio	Low-power mode		-	-90	-	ub
PSRR	Power supply rejection ratio	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega \text{ DC}$	70	85	-	dB
FORK		Low-power mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega \text{ DC}$	72	90	-	45
		Normal mode	V _{DDA} ≥ 2.4 V (OPA_RANGE = 1)	550	1600	2200	- kHz
GBW	Gain Bandwidth	Low-power mode		100	420	600	
GBW	Product	Normal mode	V _{DDA} < 2.4 V (OPA_RANGE = 0)	250	700	950	
		Low-power mode		40	180	280	
	Clawrata	Normal mode	V >24V	-	700	-	
SR ⁽³⁾	Slew rate (from 10 and	Low-power mode	- V _{DDA} ≥ 2.4 V	-	180	-	V/ms
SK ^(*)	90% of output voltage)	Normal mode	V ~24V	-	300	-	V/IIIS
	voitage)	Low-power mode	- V _{DDA} < 2.4 V	-	80	-	
40	On an Ioan sain	Normal mode		55	110	-	40
AO	Open loop gain	Low-power mode		45	110	-	dB
V _{OHSAT} ⁽³⁾	High saturation	Normal mode	I _{load} = max or R _{load} =	V _{DDA} - 100	-	-	
VOHSAT. 7	voltage	Low-power mode	min Input at V _{DDA} .	V _{DDA} - 50	-	-	mV
V _{OLSAT} ⁽³⁾	Low saturation	Normal mode	I _{load} = max or R _{load} =	-	-	100	
VOLSAT`	voltage	Low-power mode	min Input at 0.	-	-	50	
(C	Dhago marain	Normal mode		-	74	-	0
Φ_{m}	Phase margin	Low-power mode		-	66	-	



Table 72. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
014		Normal mode		-	13	-	ID.
GM	Gain margin	Low-power mode		-	20	-	dB
[†] WAKEUP	Wake up time	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega$ follower configuration	-	5	10	
	from OFF state.	Low-power mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega$ follower configuration	-	10	30	- µs
I _{bias}	OPAMP input bias current	General purpose in	put	-	-	_(4)	nA
				-	2	-	
PGA gain ⁽³⁾	Non inverting gain value			-	4	-	
PGA gain ^{co}		-	-	8	-	-	
				-	16		-
		PGA Gain = 2		-	80/80	-	
	R2/R1 internal resistance values in PGA mode ⁽⁵⁾	PGA Gain = 4		-	120/ 40	-	
R _{network}		PGA Gain = 8		-	140/ 20	-	kΩ/kΩ
		PGA Gain = 16		-	150/ 10	-	
Delta R	Resistance variation (R1 or R2)		-	-15	-	15	%
PGA gain error	PGA gain error		-	-1	-	1	%
		Gain = 2	-	-	GBW/ 2	-	
PGA BW	PGA bandwidth	Gain = 4	-	-	GBW/ 4	-	MU-
	for different non inverting gain	Gain = 8	-	-	GBW/	-	MHz
		Gain = 16	-	-	GBW/ 16	-	



Symbol	Parameter	Con	Conditions		Тур	Max	Unit
	Voltage noise density	Normal mode	at 1 kHz, Output loaded with 4 kΩ	-	500	-	
en		Low-power mode	at 1 kHz, Output loaded with 20 kΩ	-	600	-	nV/√Hz
en 		Normal mode	at 10 kHz, Output loaded with 4 kΩ	-	180	-	1107 1112
		Low-power mode	at 10 kHz, Output loaded with 20 kΩ	put - 290	-		
(0.001110)(3)	OPAMP	Normal mode	no Load, quiescent mode	-	120	260	
I _{DDA} (OPAMP) ⁽³⁾	consumption from V _{DDA}	Low-power mode		-	45	100	μA

Table 72. OPAMP characteristics⁽¹⁾ (continued)

- 1. Guaranteed by design, unless otherwise specified.
- The temperature range is limited to 0 °C-125 °C when V_{DDA} is below 2 V
- Guaranteed by characterization results.
- 4. Mostly I/O leakage, when used in analog mode. Refer to I_{lkq} parameter in Table 57: I/O static characteristics.
- R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

6.3.22 Temperature sensor characteristics

Table 73. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{TS} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽²⁾	Average slope	2.3	2.5	2.7	mV/°C
V ₃₀	Voltage at 30°C (±5 °C) ⁽³⁾	0.742	0.76	0.785	V
t _{START} (TS_BUF) ⁽¹⁾	Sensor Buffer Start-up time in continuous mode ⁽⁴⁾	-	8	15	μs
t _{START} (1)	Start-up time when entering in continuous mode ⁽⁴⁾	-	70	120	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	5	-	-	μs
I _{DD} (TS) ⁽¹⁾	Temperature sensor consumption from V_{DD} , when selected by ADC	-	4.7	7	μΑ

- 1. Guaranteed by design.
- Guaranteed by characterization results.
- Measured at V_{DDA} = 3.0 V ±10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte. Refer to *Table 7: Temperature sensor calibration values*.
- Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

6.3.23 **Timer characteristics**

The parameters given in the following tables are guaranteed by design.

DS11451 Rev 4 136/156



Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 74. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time	-	1	-	t _{TIMxCLK}
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 80 MHz	12.5	-	ns
f	Timer external clock	-	0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 80 MHz	0	40	MHz
Res _{TIM}	Timer resolution	TIMx (except TIM2)	-	16	bit
		TIM2	80 MHz 12.5 - ns 0 f _{TIMxCLK} /2 MHz 80 MHz 0 40 MHz ept - 16 bit - 32 1 65536 t _{TIMxCLK} 80 MHz 0.0125 819.2 μs - 65536 × 65536 t _{TIMxCLK}		
+	16-bit counter clock	-	1	65536	t _{TIMxCLK}
^t COUNTER	period	f _{TIMxCLK} = 80 MHz	0.0125	819.2	μs
t	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	with 32-bit counter	f _{TIMxCLK} = 80 MHz	-	53.68	s

^{1.} TIMx is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16 or 17.

Table 75. IWDG min/max timeout period at 32 kHz (LSI)⁽¹⁾

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there
is always a full RC period of uncertainty.

Table 76. WWDG min/max timeout value at 80 MHz (PCLK)

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0512	3.2768	
2	1	0.1024	6.5536	me
4	2	0.2048	13.1072	ms
8	3	0.4096	26.2144	



6.3.24 Communication interfaces characteristics

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0394 reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIOx} is disabled, but is still present. Only FT_f I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 77. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design.
- 2. Spikes with widths below t_{AF(min)} are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

57/

SPI characteristics

Unless otherwise specified, the parameters given in *Table 78* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 21: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 78. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode receiver/full duplex 2.7 < V _{DD} < 3.6 V Voltage Range 1			40	
		Master mode receiver/full duplex 1.71 < V _{DD} < 3.6 V Voltage Range 1			16	
		Master mode transmitter 1.71 < V _{DD} < 3.6 V Voltage Range 1			40	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode receiver 1.71 < V _{DD} < 3.6 V Voltage Range 1	-	-	40	MHz
		Slave mode transmitter/full duplex 2.7 < V _{DD} < 3.6 V Voltage Range 1			37 ⁽²⁾	
		Slave mode transmitter/full duplex 1.71 < V _{DD} < 3.6 V Voltage Range 1			20 ⁽²⁾	
		Voltage Range 2	1		13	
t _{su(NSS)}	NSS setup time	Slave mode, SPI prescaler = 2	4 _x T _{PCLK}	-	-	ns
t _{h(NSS)}	NSS hold time	Slave mode, SPI prescaler = 2	2 _x T _{PCLK}	ı	-	ns
$t_{w(SCKH)} t_{w(SCKL)}$	SCK high and low time	Master mode	T _{PCLK} -2	T _{PCLK}	T _{PCLK} +2	ns
t _{su(MI)}	Data input setup time	Master mode	4	-	-	ns
t _{su(SI)}	Data input setup time	Slave mode	1.5	-	-	113
t _{h(MI)}	Data input hold time	Master mode	6.5	-	-	ns
t _{h(SI)}		Slave mode	1.5	-	-	115
t _{a(SO)}	Data output access time	Slave mode	9	-	36	ns
t _{dis(SO)}	Data output disable time	Slave mode	9	-	16	ns




DS11451 Rev 4 139/156

Table 78. SPI characteristics $^{(1)}$ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Slave mode 2.7 < V _{DD} < 3.6 V Voltage Range 1	-	12.5	13.5	
$t_{v(SO)}$	Data output valid time	Slave mode 1.71 < V _{DD} < 3.6 V Voltage Range 1	-	12.5	24	ns
	·	Slave mode 1.71 < V _{DD} < 3.6 V Voltage Range 2	-	12.5	33	
t _{v(MO)}		Master mode	-	4.5	6	
t _{h(SO)}	Data output hold time	Slave mode	7	-	-	ns
t _{h(MO)}	Data output Hold tillle	Master mode	0	-	-	115

^{1.} Guaranteed by characterization results.

Figure 24. SPI timing diagram - slave mode and CPHA = 0



Maximum frequency in Slave transmitter mode is determined by the sum of t_{v(SO)} and t_{su(MI)} which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t_{su(MI)} = 0 while Duty(SCK) = 50 %.




Figure 25. SPI timing diagram - slave mode and CPHA = 1

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD}$




Figure 26. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 $\mathrm{V}_{\mathrm{DD}}.$

Quad SPI characteristics

Unless otherwise specified, the parameters given in *Table 79* and *Table 80* for Quad SPI are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in *Table 21: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 15 or 20 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 79. Quad SPI characteristics in SDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	-	-	40	
F _{CK}		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	-	-	48	MHz
1/t _(CK)	Quad SPI clock frequency	2.7 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	-	-	60	IVII IZ
		1.71 < V _{DD} < 3.6 V C _{LOAD} = 20 pF Voltage Range 2	-	-	26	
t _{w(CKH)}	Quad SPI clock high and	f _{AHBCLK} = 48 MHz, presc=0	t _(CK) /2-2	-	t _(CK) /2	
t _{w(CKL)}	low time	IAHBCLK- 40 MINZ, presc-0	t _(CK) /2	-	t _(CK) /2+2	
t	Data input setup time	Voltage Range 1	2	-	-	
t _{s(IN)}	Data input setup time	Voltage Range 2	3.5	-	-	
+	Data input hold time	Voltage Range 1	5	-	-	ns
t _{h(IN)}	Data input floid time	Voltage Range 2	6.5	-	-	115
	Data output valid time	Voltage Range 1	-	1	5	
t _{v(OUT)}	Data output valid time	Voltage Range 2	-	3	5	
+	Data output hold time	Voltage Range 1	0	-	-	
t _{h(OUT)}	Data output hold time	Voltage Range 2	0	-	-	

^{1.} Guaranteed by characterization results.


Table 80. QUADSPI characteristics in DDR mode⁽¹⁾


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	-	-	40	
F _{CK}	Quad SPI clock frequency	2 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	-	-	48	N 41 1-
1/t _(CK)		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	-	-	48	MHz
		1.71 < V _{DD} < 3.6 V C _{LOAD} = 20 pF Voltage Range 2	-	-	26	
t _{w(CKH)}	Quad SPI clock high	f _{AHBCLK} = 48 MHz, presc=0	t _(CK) /2-2	-	t _(CK) /2	
t _{w(CKL)}	and low time	IAHBCLK - 40 MINZ, presc-0	t _(CK) /2	-	t _(CK) /2+2	
	Data input sctup time	Voltage Range 1	1			
t _{sr(IN)}	on rising edge	Voltage Range 2	3.5	-	_	
4	Data input setup time on falling edge	Voltage Range 1	1			
t _{sf(IN)}		Voltage Range 2	1.5	-	-	
	Data input hold time	Voltage Range 1	6			
t _{hr(IN)}	on rising edge	Voltage Range 2	6.5	-	_	
	Data input hold time	Voltage Range 1	5.5			
t _{hf(IN)}	on falling edge	Voltage Range 2	5.5	-	-	ns
4	Data output valid time	Voltage Range 1		5	5.5	
t _{vr(OUT)}	on rising edge	Voltage Range 2	-	9.5	14	1
4	Data output valid time	Voltage Range 1		5	8.5	
$t_{vf(OUT)}$	on falling edge	Voltage Range 2	_	15	19	
4	Data output hold time	Voltage Range 1	3.5 -			
t _{hr(OUT)}	on rising edge	Voltage Range 2	8	-		
4	Data output hold time	Voltage Range 1	3.5	-		
$t_{hf(OUT)}$	on falling edge	Voltage Range 2	13 -		-	

^{1.} Guaranteed by characterization results.

t_{r(CK)} $t_{(CK)}$ $t_{w(CKH)}$ $t_{\text{w}(\text{CKL})}$ $t_{\text{f}(\text{CK})}$ Clock $t_{h(OUT)}$ $t_{v(OUT)}$ Data output D0 D1 D2 $t_{s(IN)}$ $t_{h(IN)}$ Data input D0 D1 D2 MSv36878V1

Figure 27. Quad SPI timing diagram - SDR mode





SAI characteristics

Unless otherwise specified, the parameters given in *Table 81* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 21: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,FS).

Table 81. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCLK}	SAI Main clock output	-	-	50	MHz
		Master transmitter 2.7 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	18.5	
		Master transmitter 1.71 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	12.5	
		Master receiver Voltage Range 1	-	25	
f _{CK}	SAI clock frequency ⁽²⁾	Slave transmitter 2.7 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	22.5	MHz
		Slave transmitter 1.71 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	14.5	
		Slave receiver Voltage Range 1	-	25	
		Voltage Range 2	-	12.5	
t _{v/ES}) FS valid time		Master mode $2.7 \le V_{DD} \le 3.6$	-	22	20
t _{v(FS)}	rs valid time	Master mode 1.71 ≤ V _{DD} ≤ 3.6	-	40	ns
t _{h(FS)}	FS hold time	Master mode	10	-	ns
t _{su(FS)}	FS setup time	Slave mode	1	-	ns
t _{h(FS)}	FS hold time Slave mode		2	-	ns
t _{su(SD_A_MR)}	Data input setup time	Master receiver	2	-	ns
t _{su(SD_B_SR)}	Data iriput setup time	Slave receiver	1.5	-	113
t _{h(SD_A_MR)}	Data input hold time	Master receiver	5	-	ns
t _{h(SD_B_SR)}	Data input noid time	Slave receiver	2.5	-	113



DS11451 Rev 4 145/156

(**************************************					
Symbol	Parameter	Conditions	Min	Max	Unit
t _{v(SD_B_ST)}	Data output valid time	Slave transmitter (after enable edge) 2.7 ≤ V _{DD} ≤ 3.6	- 22	ns	
	Data output valid time	Slave transmitter (after enable edge) 1.71 ≤ V _{DD} ≤ 3.6	i	34	113
t _{h(SD_B_ST)}	Data output hold time	Slave transmitter (after enable edge)		-	ns
t _{v(SD_A_MT)}	Data output valid time	Master transmitter (after enable edge) $2.7 \le V_{DD} \le 3.6$	i	27	- ns
	Data output valid time	Master transmitter (after enable edge) $1.71 \le V_{DD} \le 3.6$	i	40	
t _{h(SD_A_MT)}	Data output hold time	Master transmitter (after enable edge)	10	-	ns

Table 81. SAI characteristics⁽¹⁾ (continued)

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.




Figure 29. SAI master timing waveforms

146/156 DS11451 Rev 4




Figure 30. SAI slave timing waveforms

USB characteristics

The STM32L432xx USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Table 02. 00B electrical characteristics						
Symbol	Parameter Conditions		Min	Тур	Max	Unit
V_{DDUSB}	USB transceiver operating voltage		3.0 ⁽²⁾	-	3.6	V
T _{crystal_less}	USB crystal less operation temperature		-15	-	85	°C
R _{PUI}	Embedded USB_DP pull-up value during idle		900	1250	1600	
R _{PUR}	Embedded USB_DP pull-up value during reception		1400	2300	3200	Ω
Z _{DRV} ⁽³⁾	Output driver impedance ⁽⁴⁾	Driving high and low	28	36	44	Ω

Table 82. USB electrical characteristics⁽¹⁾

CAN (controller area network) interface

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CAN TX and CAN RX).



147/156

^{1.} T_A = -40 to 125 °C unless otherwise specified.

^{2.} The STM32L432xx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V voltage range.

^{3.} Guaranteed by design.

No external termination series resistors are required on USB_DP (D+) and USB_DM (D-); the matching
impedance is already included in the embedded driver.

SWPMI characteristics

The Single Wire Protocol Master Interface (SWPMI) and the associated SWPMI_IO transceiver are compliant with the ETSI TS 102 613 technical specification.

Table 83. SWPMI electrical characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{SWPSTART}	SWPMI regulator startup time	SWP Class B 2.7 V ≤ V _{DD} ≤ 3,3V	-	-	300	μs
t _{SWPBIT}	SWP bit duration	V _{CORE} voltage range 1	500	ı	-	ns
	SWI bit duration	V _{CORE} voltage range 2	620	-	-	113




7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

7.1 UFQFPN32 package information

Figure 31. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package outline



- 1. Drawing is not to scale.
- 2. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this backside pad to PCB ground.

577

DS11451 Rev 4 149/156

inches⁽¹⁾ millimeters **Symbol** Min Min Тур Max Тур Max 0.500 0.550 0.600 0.0197 0.0217 0.0236 Α Α1 0.050 0.0020 А3 0.152 0.0060 0.280 0.0071 b 0.180 0.230 0.0091 0.0110 D 4.900 5.000 5.100 0.1929 0.1969 0.2008 D1 3.400 3.500 3.600 0.1339 0.1378 0.1417 D2 3.400 3.500 3.600 0.1339 0.1378 0.1417 Ε 4.900 5.000 5.100 0.1929 0.1969 0.2008 E1 3.400 3.500 3.600 0.1339 0.1378 0.1417 E2 3.400 3.500 3.600 0.1339 0.1378 0.1417 е 0.500 0.0197

Table 84. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data

0.400

0.300




Figure 32. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package recommended footprint

0.500

0.080

0.0118

0.0157

0.0197

0.0031

1. Dimensions are expressed in millimeters.

Device marking

L

ddd

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

150/156 DS11451 Rev 4



^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 33. UFQFPN32 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.



7.2 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 21: General operating conditions*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of all I_{DDXXX} and V_{DDXXX}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIOx} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 85. Package thermal characteristics

Symbol	Parameter	Value	Unit
(-)	Thermal resistance junction-ambient UFQFPN32 - 5 × 5 mm / 0.5 mm pitch	39	°C/W


7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org



8 Ordering information

Table 86. STM32L432xx ordering information scheme



TR = tape and reel

xxx = programmed parts

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



9 Revision history

Table 87. Document revision history

Date	Revision	Changes
08-Feb-2016	1	Initial release.
31-May-2016	2	Updated Table 1: STM32L432Kx family device features and peripheral counts. Updated Section 3.24: Universal synchronous/asynchronous receiver transmitter (USART). Updated Table 14: STM32L432xx pin definitions. Updated Table 16: Alternate function AF8 to AF15. Updated Table 18: Voltage characteristics. Updated Table 21: General operating conditions. Added Figure 11: VREFINT versus temperature. Updated Table 23: Embedded reset and power control block characteristics. Updated Table 25 to Table 27 and Table 31 to Table 39. Updated Table 39: Low-power mode wakeup timings. Added Table 41: Wakeup time using USART/LPUART. Updated Table 46: MSI oscillator characteristics. Added Figure 17: HSI48 frequency versus temperature. Updated Table 49: PLL, PLLSAI1 characteristics. Updated Table 52: EMS characteristics. Updated Table 53: EMI characteristics. Updated Table 53: EMI characteristics. Updated Table 53: EMI characteristics. Updated Table 62: Analog switches booster characteristics. Updated Table 63: ADC characteristics. Updated Table 63: ADC characteristics. Updated Table 63: USB electrical characteristics. Updated Table 82: USB electrical characteristics. Updated Table 82: USB electrical characteristics. Updated Table 85: Package thermal characteristics.
12-Jun-2017	3	Added 1x LPUART on cover page. Replaced all references to RM0393 by RM0394 (Reference Manual). Added <i>Table 3: STM32L432xx modes overview.</i> Updated baudrate in <i>Section 3.24: Universal synchronous/asynchronous receiver transmitter (USART)</i> .

154/156 DS11451 Rev 4

Table 87. Document revision history (continued)

Date	Revision	Changes
12-Jun-2017	3 (continued)	Updated Section 6.1.7: Current consumption measurement. Added footnote to Table 56: I/O current injection susceptibility. Updated Table 57: I/O static characteristics. Updated Section 6.3.18: Analog-to-Digital converter characteristics. Added F _{ADC} min in Table 63: ADC characteristics. Updated Table 69: DAC characteristics. Added Ibias parameter in Table 71: COMP characteristics. Updated Section 7.2: Thermal characteristics.
21-May-2018 4		Updated DAC terminology in all the document for clarification: single DAC instance (= DAC1) with 2 output channels. Added ECOPACK2® information in Features. Updated Section 3.9.1: Power supply schemes. Added Figure 3: Power-up/down sequence. Updated Clock-out capability in Section 3.11: Clocks and startup. Updated Figure 4: Clock tree. Updated Section 3.14.1: Nested vectored interrupt controller (NVIC). Updated Section 6.3.2: Operating conditions at power-up / power-down. Updated A _{Coeff} in Table 24: Embedded internal voltage reference. Added Section 6.3.16: Extended interrupt and event controller input (EXTI) characteristics. Updated Table 57: I/O static characteristics.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

156/156 DS11451 Rev 4

