

Permanent Address
7035 Wesbeam Drive
Mechanicsville, Virginia 23111

College Address
404 Ellett Road
Blacksburg, Virginia 24060

Luke Sanyour

Lukes11@vt.edu
(804) 822-0639

Objective To obtain a challenging position where I can apply my skills and experience to make a meaningful contribution

Education	B.S Computer Engineering Virginia Tech Machine Learning Major	Expected Graduation: May 2020 Blacksburg, Virginia
	A.S Electrical Engineering J Sargent Reynolds Community College Honors: Cum Laude Dean's List: Fall 2016, Spring 2017, Fall 2017, Spring 2018	Graduated May 2018 Richmond, Virginia
	Cumulative GPA: 3.3/4.0	

Relevant Coursework – Embedded Systems, Applied Software Design (C++), Data Structures and Algorithms (C++), Scientific Programming (C), Computer Organization and Architecture, Digital Logic, Electronics, Signals and Systems

Skills	Programming Languages/ HDL: <ul style="list-style-type: none">- Advanced: C/C++- Intermediate: Verilog, Assembly- Beginner: C#, Python Soft Skills: <ul style="list-style-type: none">- Excellent Communicator- Quick Learner- Team player- Attention to detail	Software: <ul style="list-style-type: none">- Linux/Unix systems- Debugging tools including GDB, Valgrind- Git- Microsoft Office Concepts: <ul style="list-style-type: none">- Object-Oriented Programming- Data Structures- Unit Testing- Multithreaded applications
---------------	--	---

Projects and Work Experience

Tic-Tac-Toe AI in C++

- Designed an algorithm that chooses the most optimal move in a game of tic-tac-toe
- Assigns every possible move a score based on optimality and uses a minimax approach to minimize the opponent's score
- Developed a breadth-first-search algorithm and an original implementation of a deque

Lisp Interpreter in C++

- Wrote a medium-scale C++ implementation of an interpreter for a prefix Lisp notation-based language
- Program parses the input expression into an abstract syntax tree, evaluates, and then returns a result
- Contains five different modules that work synchronously to produce the desired output

Function Unit in Verilog

- Wrote a function unit in Verilog to perform a variety of arithmetic and logic operations
- Function unit takes a four-bit opcode to designate one of sixteen different operations to be performed on an eight-bit operand
- Designed to minimize propagation delay and gate count

Line Cook – The Dairy Bar

- Worked with team members to accomplish tasks in a timely manner
- Assumed leadership roles
- Trained new Employees

May 2016 – August 2018
Richmond, Virginia