Yellow Of The Egg Lukas Baischer Benjamin Kulnik Add your names ...

SoC Design Laboratoy 384.157, Winter Term 2019

MNIST-FPGA Specification

## 1 Introduction

## 2 Concept

#### 2.1 Neural Network

For the neural network we base the architecture of our network on the well known LeNet architecture from [1] is chosen due to its simplicity and ease to implement. Additionally the performance is improved by using modern, established techniques like batch normalization [2] and dropout [3] layers. The training of network is done using PyTorch [4] on a regular PC and the trained network parameters are then used to create a hardware VHDL model of the network. An overview of the structure can be seen in Figure 1. For verification all neural network operations are checked in separate programmed programs for correctness. See the Section 3.1 for details how the network is implemented in Software. An excellent overview in deep learning can be found in [5]




Figure 1: Example CNN.

## 2.2 Hardware Concept




Figure 2: Top-Level concept

Figure 2 shows the Concept of implementing an FPGA-based hardware accelerator for handwritten digit recognition. It shows that the main components of the concepts are a Zedboard in combination with a remote PC or server. The handwritten digit recognition is performed by the Zedboard while the remote PC is used for

Maybe ad an additional Input Layer which is responsible to communicate training the network, for sending the image data to the Zedboard and for receiving the computed results. The Zedboard includes a Zynq-7000 FPGA and provides various interfaces.

The neural network is implemented in the programmable logic part of the Zynq-7000. It is pre-trained using the remote PC, therefore only the inference of the neural network is implemented in hardware.

In order to train the network with the same bit resolution as implemented in the hardware, a software counterpart of the hardware is implemented in a PC using python. Based on the weights calculated by the python script a bitstream for the hardware is generated. This brings the benefit that for the convolutional layer constant multiplier can be used, since the weights of convolutional layer kernels are constant. For the dense layer it is not possible to implement the weights in a constant multiplier because in a dense layer each connection of a neuron requires a different weight, which would result in a huge amount of required constant multipliers. Therefore the weights for the dense layer have to be stored in a ROM inside the FPGA.


## 3 Software

## 3.1 Neural Network Design and Training

The network was implemented in PyTorch [4] as well as Tensorflow [6]. The backend was later exclusively switched to PyTorch (which is also the most common deep learning framework in Science) due to its better support of qunatization. The layers of the network can be seen in Figure 3. For training of the network the ADAM optimization algorithm [7] was used to minimize the cross-entropy-loss function which is defined as

$$J = -y\log(h) + (1-y)\log(1-h) \tag{1}$$

For controlling the ADAM algorithm the recommended values, listed in Table 1, by [7] was used.



Force ta-

ble to be centred in

Add quna

tization

details

text

5102027792

#### 3.2 Host software

The remote software is either implemented on a PC or on a server. It is used for performing the training of the network and for generating a FPGA-bitstream based on the computed weights. Additionally the remote software is used to send the image data to the Zedboard and receive the results of the network for each image.

Therefore the Host software can be separated in two parts:

- Trainings software
- Communication software

Requirements of the Trainings Software:

• Training of the network considering bit resolution of implemented hardware




Figure 3: Network Layers

- Create VHDL code based on the network hyperparameter and on the computed weights
- Create a bitstream with the generated vhdl code

Requirements of the Trainings Software:

- Sends image data to Zedboard
- Receives results from Zedboard
- Create a figure of accuracy and performance
- Optional: Send bitstream to hardware which updates the bitstream

#### 3.2.1 Interface to Zedboard

Ethernet is used for the communication of the remote host system and the embedded Linux which is running on the Zedboard.

The embedded Linux distribution running on the board should automatically receive an IP address when connected to a network. When in doubt the address can be found out with the ifconfig command.

The software has a client-server model with the embedded system acting as a server and the host as a client. Once running, the server software is listening for new outside connections.

Different types of data need to be transmitted:

- The 28x28 input images showing digits between 0 and 9 is transferred from host to Zedboard.
- The probability of resulting numbers between 0 and 9 is transmitted from Zedboard to host.
- control and status signals in both directions
- Optional: Bitstream file for dynamically update the bitstream at the Zedboard

#### 3.2.2 Notes

On Windows host systems, Network Discovery needs to be enabled and in some cases a Firewall exception for the used ports needs to be set for a connection to be established.

## 3.3 ARM Top-Level software

The ARM top-level software receives the image data from a remote device and sends the results back to this device. Control of the hardware.

Optional feature: Update Bitstream file using /dev/xdevcfg

Requirements of the ARM Top-Level Software:

- Receive image data
- send results to remote PC
- Send and receive control signals from remote PC
- Send image data to driver user layer and receive results from driver user layer
- Send and receive status and control signals to driver user layer
- Run at start-up

#### 3.3.1 Interface to remote PC

See Section 3.2.1.

Who is the host and client now?

Add more information and specify the requirements

#### 3.3.2 Interface to kernel layer

Python wrapper are used for the interface between the top level software which is programmed in python and the hardware drivers which are programmed in C

#### 3.3.3 File Tree of ARM Top-Level software




Figure 4: File tree for the software

- net\_def.h Contains definitions for networking, e.g. ports used.
- dbg.h Contains debugging macros for logging and error handling.
- definitions.h Contains information about the neural network, e.g. the number and type of Convolutional Neural Network (CNN) stages, layers in the fully connected network, input size and so on.
- server. {c,h} Handles the connection with the host software.
- main.c Contains the main() function with the main program loop that transmits and manages data to the hardware and from the host system.
- client.py Handles the connection with the client software.

## 3.4 User Layer Driver Software

The user layer driver software implements an interface between the ARM Top-Level software and the driver for the programmable logic. It is implemented in C. It is supposed to handle the entire communication with the driver so that the hardware is only abstractly visible for the ARM Top-Level software.

For example the ARM top-level software sees the network as a class in python which has a methode\_load\_new\_image data with a numpy array as input and a finish signal as a output. This method should call the user layer driver software which handles the communication between user space and kernel space. In a similar way each IP should be a class in python.

Requirements of the User Layer Driver Software:

- Communication with the kernel space drivers
- Use python wrapper to communicate with ARM Top-Level software
- $\bullet$  Easy to use interface from Top-Level
- No knowledge of the hardware should be necessary to use the interface
- Data encapsulation to avoid the Top-Level Software from corrupting the memory

## 3.4.1 File Tree of User Layer Driver Software

Add more information and specify the requirements of the interface

Update this section. Do we still us the C cod or do we plan to in plement everything in python

Would be nice if we have some thing similar as in 3.3.3

## 4 Hardware

#### 4.1 Memory Controller

The task of the memory controller is to provide valid data for the NN-layers. It communicates with the Block-Ram. The memory controller is responsible for ensuring that the next layer has valid data at all times. The second task of the memory controller is to save the data of the previous data in a free memory address in the Block-RAM.

#### 4.1.1 Interfaces

- S LAYER: interface to previous layer
- M LAYER: interface to next layer
- AXI lite: interface to AXI lite bus, is used to read BRAM data directly from processor (slow)

```
signal direction type width description
```

• M\_LAYER: interface to next layer

```
signal direction type width description
```

• BRAM PORTA: write interface to BRAM

```
| signal | direction | type | width | description
```

• BRAM PORTB: read interface to BRAM

```
signal direction type width description
```

#### 4.1.2 Parameter

- PREVIOUS LAYER TYPE boolean: TRUE: conv2d, FALSE: dense
- PREVIOUS LAYER WIDTH integer: Row length of input matrix
- PREVIOUS LAYER HEIGTH integer: Column length of input matrix
- PREVIOUS LAYER CHANNEL integer: Row length of input matrix
- NEXT\_LAYER\_TYPE boolean: TRUE: conv2d, FALSE: dense
- NEXT LAYER WIDTH integer: Row length of input matrix
- NEXT\_LAYER\_HEIGTH integer: Column length of input matrix
- NEXT\_LAYER\_CHANNEL integer: Row length of input matrix

## 4.2 AXI lite interface

It is used to read the BRAM data directly from the processor. This can be used for debug purposes. Each memory controller gets an unique address via generics. One 32 bit register of the AXI lite bus is used for all memory controller. If the processor writes all 0 to the register, debugging mode is deactivated. Therefore the memory controller address start with 1 and not with 0. the 32 bit are separated as follows:

- 23 downto 0: BRAM address
- 27 downto 24: 32 bit vector address
- 31 downto 28 : Memory controller address

BRAM address: address of the block ram

32 bit vector address: If the width of one BRAM register is higher than 32 bit, the 32 bit vector address can be used to select the required part of the vector.

Memory controller address: address of the memory controller used in the network starting with 1. If the address of the memory controller is selected debug mode is active.

Is it better to have the shiftregister, we di cussed las time in th memory controller because in this case the laver don't hav to know anything about the data it gets

> use extra parameter for dense or simply use width or height, discuss!

use extra parameter for dense or simply use width or height, discuss!

## conv2d




Figure 5: Conv2d block diagram. For each output channel a conv\_channel module is used. k indicates the number of output channels.

#### $4.3 \quad \text{conv2d}$

Figure 5 shows the block diagram of a conv2d module. It uses k conv\_channel modules to realise k output channels. All conv\_channel modules get the same input vector  $X_{c_i}$  which consists of  $n \cdot 3 \times 1$  vector, in which n is the number of input channels.

#### 4.3.1 Interface

#### 4.3.2 Parameter

• INPUT CHANNEL NUMBER : integer

 $\bullet$  OUTPUT\_CHANNEL\_NUMBER : integer

• MATRIX\_WIDTH: integer

• MATRIX HEIGTH: integer

## 4.4 conv channel

Figure 6 shows the block diagram of a conv\_channel module. It uses n kernel\_3x3 modules to realise n input channels. All kernel\_3x3 modules get a different input vector  $X_{c_{i1}}$  to  $X_{c_{in}}$  which are  $3 \times 3$  input matrices.


#### 4.4.1 Interface

define input outpu interface

define input outpu interface

6

# conv\_channel



Parameter:

• input channel number

Figure 6: conv\_channel block diagram. For each input channel a kernel\_3x3 module is used. n indicates the number of input channels.

#### 4.4.2 Parameter

 $\bullet$  INPUT\_CHANNEL\_NUMBER : integer

• OUTPUT CHANNEL NUMBER : integer

 $\bullet$  MATRIX\_WIDTH: integer

 $\bullet$  MATRIX\_HEIGTH: integer

## Appendix

## **Network Operations**

Convolutional Operations

The output of an convolutional layer is defined by

$$z(i,j) = (f * g)(i,j) = \sum_{m = -\infty}^{\infty} \sum_{n = -\infty}^{\infty} f(m,n)g(m-i,n-j)$$
 (2)

Fully Connected Layer

The output of an fully connected layer is defined by

$$z = xW + b \tag{3}$$

where  $x \in \mathbb{R}^{b,m}$ ,  $W \in \mathbb{R}^{m,n}$  and  $b \in \mathbb{R}^n$ . In short, this is the

Rectified Linear Unit (ReLU)

$$f(x) = \begin{cases} x & \text{if } x > 0\\ 0 & \text{else} \end{cases} \tag{4}$$

Softmax

#### Matrix Calculus

The chain rule for a vectors is similar to the chain rule for scalars. Except the order is important. For  $\mathbf{z} = f(\mathbf{y})$  and  $\mathbf{y} = g(\mathbf{x})$  the chain rule is:

$$\frac{\partial \mathbf{z}}{\partial \mathbf{x}} = \frac{\partial \mathbf{y}}{\partial \mathbf{x}} \frac{\partial \mathbf{z}}{\partial \mathbf{y}} \tag{5}$$

y	$\frac{\partial}{\partial x}y$
Ax	$A^T$
$x^T A$	A
$x^T x$	2x
$x^T A x$	$Ax + A^Tx$

Table 2: Useful derivatives equations

## Source Code

All the source code is licensed under the MIT Licence and can be found on Github. https://github.com/marbleton/FPGA MNIST

## References

- [1] Y. LeCun, L. Bottou, Y. Bengio, P. Haffner et al., "Gradient-based learning applied to document recognition," Proceedings of the IEEE, vol. 86, no. 11, pp. 2278–2324, 1998. [Online]. Available: http://yann.lecun.com/exdb/publis/pdf/lecun-01a.pdf
- [2] S. Ioffe and C. Szegedy, "Batch normalization: Accelerating deep network training by reducing internal covariate shift," arXiv preprint arXiv:1502.03167, 2015.
- [3] N. Srivastava, G. Hinton, A. Krizhevsky, I. Sutskever, and R. Salakhutdinov, "Dropout: a simple way to prevent neural networks from overfitting," The journal of machine learning research, vol. 15, no. 1, pp. 1929–1958, 2014.

Add cite to github using Zen odo (must be done banton)

- [4] A. Paszke, S. Gross, F. Massa, A. Lerer, J. Bradbury, G. Chanan, T. Killeen, Z. Lin, N. Gimelshein, L. Antiga, A. Desmaison, A. Kopf, E. Yang, Z. DeVito, M. Raison, A. Tejani, S. Chilamkurthy, B. Steiner, L. Fang, J. Bai, and S. Chintala, "Pytorch: An imperative style, high-performance deep learning library," in Advances in Neural Information Processing Systems 32, H. Wallach, H. Larochelle, A. Beygelzimer, F. d'Alché-Buc, E. Fox, and R. Garnett, Eds. Curran Associates, Inc., 2019, pp. 8024–8035. [Online]. Available: http://papers.neurips.cc/paper/9015-pytorch-an-imperative-style-high-performance-deep-learning-library.pdf
- [5] J. Schmidhuber, "Deep learning in neural networks: An overview," Neural Networks, vol. 61, pp. 85 117, 2015. [Online]. Available: http://www.sciencedirect.com/science/article/pii/S0893608014002135
- [6] M. Abadi, A. Agarwal, P. Barham, E. Brevdo, Z. Chen, C. Citro, G. S. Corrado, A. Davis, J. Dean, M. Devin, S. Ghemawat, I. Goodfellow, A. Harp, G. Irving, M. Isard, Y. Jia, R. Jozefowicz, L. Kaiser, M. Kudlur, J. Levenberg, D. Mané, R. Monga, S. Moore, D. Murray, C. Olah, M. Schuster, J. Shlens, B. Steiner, I. Sutskever, K. Talwar, P. Tucker, V. Vanhoucke, V. Vasudevan, F. Viégas, O. Vinyals, P. Warden, M. Wattenberg, M. Wicke, Y. Yu, and X. Zheng, "TensorFlow: Large-scale machine learning on heterogeneous systems," 2015, software available from tensorflow.org. [Online]. Available: https://www.tensorflow.org/
- [7] D. P. Kingma and J. Ba, "Adam: A method for stochastic optimization," arXiv preprint arXiv:1412.6980, 2014.