Yellow Of The Egg Lukas Baischer Add your names ..

SoC Design Laboratoy 384.157, Winter Term 2019

MNIST-FPGA Specification

1 Introduction

2 Concept




Figure 1: Top-Level concept

Figure 1 shows the Concept of implementing an FPGA-based hardware accelerator for handwritten digit recognition. It shows that the main components of the concepts are a Zedboard in combination with a remote PC or server. The handwritten digit recognition is performed by the Zedboard while the remote PC is used for training the network, for sending the image data to the Zedboard and for receiving the computed results. The Zedboard includes a Zynq-7000 FPGA and provides various interfaces.

The neural network is implemented in the programmable logic part of the Zynq-7000. It is pre-trained using the remote PC, therefore only the inference of the neural network is implemented in hardware.

In order to train the network with the same bit resolution as implemented in the hardware, a software counterpart of the hardware is implemented in a PC using python. Based on the weights calculated by the python script a bitstream for the hardware is generated. This brings the benefit that for the convolutional layer constant multiplier can be used, since the weights of convolutional layer kernels are constant. For the dense layer it is not possible to implement the weights in a constant multiplier because in a dense layer each connection of a neuron requires a different weight, which would result in a huge amount of required constant multipliers. Therefore the weights for the dense layer have to be stored in a ROM inside the FPGA.

3 Software

3.1 Host software

The remote software is either implemented on a PC or on a server. It is used for performing the training of the network and for generating a FPGA-bitstream based on the computed weights. Additionally the remote software is used to send the image data to the Zedboard and receive the results of the network for each image.

Therefore the Host software can be separated in two parts:

- · Trainings software
- Communication software

Requirements of the Trainings Software:

- Training of the network considering bit resolution of implemented hardware
- Create VHDL code based on the network hyper-parameter and on the computed weights

Maybe ad an additional Input Layer which is responsibl to communicate with the DMA and converts the data from 32 bit to 8 bi and sends it to the memory controller • Create a bitstream with the generated vhdl code

Requirements of the Trainings Software:

- · Sends image data to Zedboard
- · Receives results from Zedboard
- Create a figure of accuracy and performance
- Optional: Send bitstream to hardware which updates the bitstream

3.1.1 Interface to Zedboard

Ethernet is used for the communication of the remote host system and the embedded Linux which is running on the Zedboard.

The embedded Linux distribution running on the board should automatically receive an IP address when connected to a network. When in doubt the address can be found out with the ifconfig command.

The software has a client-server model with the embedded system acting as a server and the host as a client. Once running, the server software is listening for new outside connections.

Different types of data need to be transmitted:

- The 28x28 input images showing digits between 0 and 9 is transferred from host to Zedboard.
- The probability of resulting numbers between 0 and 9 is transmitted from Zedboard to host.
- control and status signals in both directions
- Optional: Bitstream file for dynamically update the bitstream at the Zedboard

3.1.2 Notes

On Windows host systems, *Network Discovery* needs to be enabled and in some cases a Firewall exception for the used ports needs to be set for a connection to be established.

3.2 ARM Top-Level software

The ARM top-level software receives the image data from a remote device and sends the results back to this device. Control of the hardware.

Optional feature: Update Bitstream file using /dev/xdevcfg

Requirements of the ARM Top-Level Software:

- · Receive image data
- send results to remote PC
- Send and receive control signals from remote PC
- Send image data to driver user layer and receive results from driver user layer
- Send and receive status and control signals to driver user layer
- · Run at start-up

3.2.1 Interface to remote PC

See Section 3.1.1.

3.2.2 Interface to kernel layer

Python wrapper are used for the interface between the top level software which is programmed in python and the hardware drivers which are programmed in C

Add more information and specific the requirements

Who is th host and

client now

Add more informatic and specif the requir ments of the interface




Figure 2: File tree for the software

3.2.3 File Tree of ARM Top-Level software

- net_def . h Contains definitions for networking, e.g. ports used.
- dbg . h Contains debugging macros for logging and error handling.
- definitions.h Contains information about the neural network, e.g. the number and type of Convolutional Neural Network (CNN) stages, layers in the fully connected network, input size and so on.
- $server. \{c, h\}$ Handles the connection with the host software.
- main.c Contains the main() function with the main program loop that transmits and manages data to the hardware and from the host system.
- client.py Handles the connection with the client software.

3.3 User Layer Driver Software

The user layer driver software implements an interface between the ARM Top-Level software and the driver for the programmable logic. It is implemented in C. It is supposed to handle the entire communication with the driver so that the hardware is only abstractly visible for the ARM Top-Level software.

For example the ARM top-level software sees the network as a class in python which has a methode_load_new_image data with a numpy array as input and a finish signal as a output. This method should call the user layer driver software which handles the communication between user space and kernel space. In a similar way each IP should be a class in python.

Requirements of the User Layer Driver Software:

- Communication with the kernel space drivers
- Use python wrapper to communicate with ARM Top-Level software
- Easy to use interface from Top-Level
- No knowledge of the hardware should be necessary to use the interface
- Data encapsulation to avoid the Top-Level Software from corrupting the memory

3.3.1 File Tree of User Layer Driver Software

4 Hardware

4.1 Memory Controller

The task of the memory controller is to provide valid data for the NN-layers. It communicates with the Block-Ram. The memory controller is responsible for ensuring that the next layer has valid data at all times. The second task of the memory controller is to save the data of the previous data in a free memory address in the Block-RAM.

Update the section.

Do we still use the C code or do we plan to implement everything in python

Would be nice if we have some thing similar as in 3.2.3

Is it better to have the shiftregister, we dis cussed las

4.1.1 Interfaces

• S_LAYER: interface to previous layer

```
signal direction type width description
```

• M_LAYER: interface to next layer

```
signal direction type width description
```

• BRAM_PORTA: write interface to BRAM

```
signal direction type width description
```

• BRAM PORTB: read interface to BRAM

```
signal direction type width description
```

4.1.2 Parameter

- PREVIOUS_LAYER_TYPE boolean: TRUE: conv2d, FALSE: dense
- PREVIOUS_LAYER_WIDTH integer: Row length of input matrix
- PREVIOUS_LAYER_HEIGTH integer: Collum length of input matrix
- PREVIOUS_LAYER_CHANNEL integer: Row length of input matrix
- NEXT_LAYER_TYPE boolean: TRUE: conv2d, FALSE: dense
- NEXT_LAYER_WIDTH integer: Row length of input matrix
- NEXT_LAYER HEIGTH integer: Collum length of input matrix
- NEXT_LAYER_CHANNEL integer: Row length of input matrix

4.2 conv2d

Figure 3 shows the block diagram of a conv2d module. It uses k conv_channel modules to realise k output channels. All conv_channel modules get the same input vector X_{c_i} which consists of $n \cdot 3 \times 1$ vector, in which n is the number of input channels.

4.2.1 Interface

4.2.2 Parameter

• INPUT CHANNEL NUMBER : integer

• OUTPUT_CHANNEL_NUMBER : integer

• MATRIX_WIDTH: integer

• MATRIX_HEIGTH: integer

4.3 conv_channel

Figure 4 shows the block diagram of a conv_channel module. It uses n kernel_3x3 modules to realise n input channels. All kernel_3x3 modules get a different input vector $X_{c_{i1}}$ to $X_{c_{in}}$ which are 3×3 input matrices.

4.3.1 Interface

4.3.2 Parameter

• INPUT_CHANNEL_NUMBER : integer

• OUTPUT_CHANNEL_NUMBER : integer

• MATRIX_WIDTH: integer

• MATRIX_HEIGTH: integer

use extra parameter for dense or simply use width or heigth, discuss! use extra parameter

use width or heigth, discuss!

for dense

or simply


define input outpu interface

define input outpu interface

$\begin{array}{c} \text{conv-channel} \\ X_{c_i} & \sum\limits_{c=1}^{n} \sum\limits_{i=1}^{3} \sum\limits_{j=1}^{3} X_{ijc}W_{ijc} \\ \text{conv-channel} \\ X_{c_i} & \sum\limits_{c=1}^{n} \sum\limits_{i=1}^{3} \sum\limits_{j=1}^{3} X_{ijc}W_{ijc} \\ & \bullet \\ \bullet \\ \bullet \\ \text{conv-channel} \\ X_{c_i} & \sum\limits_{c=1}^{n} \sum\limits_{i=1}^{3} \sum\limits_{j=1}^{3} X_{ijc}W_{ijc} \\ & \sum\limits_{c=1}^{n} \sum\limits_{i=1}^{3} \sum\limits_{j=1}^{3} X_{ijc}W_{ijc} \\ & X_{c_i} & \sum\limits_{c=1}^{n} \sum\limits_{c=1}^{n} \sum\limits_{i=1}^{3} \sum\limits_{j=1}^{3} X_{ijc}W_{ijc} \\ & X_{c_i} & \sum\limits_{c=1}^{n} \sum\limits_{i=1}^{3} \sum\limits_{j=1}^{3} X_{ijc}W_{ijc} \\ & X_{c_i} & \sum\limits_{c=1}^{n} \sum\limits_{c=1}^{n} \sum\limits_{c=1}^{3} \sum\limits_{c=1}^{3} X_{ijc}W_{ijc} \\ & X_{c_i} & \sum\limits_{c=1}^{n} \sum\limits_{c=1}^{n} \sum\limits_{c=1}^{n} \sum\limits_{c=1}^{n} X_{ijc}W_{ijc} \\ & X_{c_i} & \sum\limits_{c=1}^{n} \sum\limits_{c=1}^{n} \sum\limits_{c=$

Figure 3: Conv2d block diagram. For each output channel a conv_channel module is used. k indicates the number of output channels.

conv_channel



Parameter:

• input channel number

Figure 4: conv_channel block diagram. For each input channel a kernel_3x3 module is used. n indicates the number of input channels.