## CORE INSTRUCTION SET in Alphabetical Order by Mnemonic

ADD ADD R 458 R[Rd] = R[Rn] + R[Rm]  ADD Immediate & ADDI I 488-489 R[Rd] = R[Rn] + ALUImm  ADD Immediate & ADDIS I 588-589 R[Rd], FLAGS = R[Rn] + ALUImm	(2,9) (1,2,9) (1) (2,9)
ADD Immediate ADDI I $488-489$ R[Rd] = R[Rn] + ALUImm ADD Immediate & ADDIS I $588-589$ R[Rd], FLAGS = R[Rn] + ALUImm	(1,2,9)
ADD Immediate & ADDIS I $588-589$ R[Rd], FLAGS = R[Rn] + ALUImm	(1,2,9)
Set flags 1 588-589 ALUImm	(1)
ADD & Set flags ADDS R 558 $R[Rd]$ , $FLAGS = R[Rn] + R[Rm]$	(2.9)
AND AND R 450 $R[Rd] = R[Rn] \& R[Rm]$	( ) 41
AND Immediate ANDI I 490-491 R[Rd] = R[Rn] & ALUImm	(2,)
Set flags ALUIMM	(1,2,9)
AND & Set flags ANDS R 750 $R[Rd]$ , $FLAGS = R[Rn]$ & $R[Rm]$	(1)
Branch B $OA0-OBF$ $PC = PC + BranchAddr$	(3,9)
Branch conditionally B.cond CB $2A0-2A7$ if (FLAGS==cond) $PC = PC + CondBranchAddr$	(4,9)
Branch with Link BL B $4A0-4BF$ $R[30] = PC + 4$ ; $PC = PC + BranchAddr$	(3,9)
Branch to Register BR R 6B0 $PC = R[Rn]$	
Compare & Branch if Not Zero  CB 5A8-5AF if(R[Rt]!=0) PC = PC + CondBranchAddr	(4,9)
Compare & Branch if Zero  CB 5A0-5A7 if(R[Rt]==0) PC = PC + CondBranchAddr	(4,9)
Exclusive OR EOR R 650 $R[Rd] = R[Rn] \wedge R[Rm]$	
Exclusive OR Immediate EORI I 690-691 R[Rd] = R[Rn] ^ ALUImm	(2,9)
LoaD Register Unscaled offset  LDUR D 7C2 R[Rt] = M[R[Rn] + DTAddr]	(5)
LoaD Byte Unscaled offset LDURB D 1C2 $R[Rt]=\{56'b0, M[R[Rn] + DTAddr](7:0)\}$	(5)
LoaD Half Unscaled offset  LDURH  D  3C2  R[Rt]={48'b0, M[R[Rn] + DTAddr] (15:0)}	(5)
LoaD Signed Word Unscaled offset $D$ LDURSW $D$	(5)
LoaD eXclusive Register D $642$ R[Rd] = M[R[Rn] + DTAddr]	(5,7)
Logical Shift Left LSL R $69B$ R[Rd] = R[Rn] $\leq$ shamt	
Logical Shift Right LSR R $69A$ R[Rd] = R[Rn] >>> shamt	
MOVe wide with Keep IM 794-797 R[Rd] (Instruction[22:21]*16: Instruction[22:21]*16-15) = MOVImm	(6,9)
MOVe wide with Zero IM 694-697 R[Rd] = { MOVImm << (Instruction[22:21]*16) }	(6,9)
Inclusive OR ORR R 550 $R[Rd] = R[Rn]   R[Rm]$	
Inclusive OR Immediate ORRI I 590-591 $R[Rd] = R[Rn] \mid ALUImm$	(2,9)
STore Register Unscaled offset $D$ TC0 $M[R[Rn] + DTAddr] = R[Rt]$	(5)
STore Byte Unscaled offset D 1C0 $M[R[Rn] + DTAddr](7:0) = R[Rt](7:0)$	(5)
STORE Half Unscaled offset D $D = \frac{M[R][Rn] + DTAddr](15:0)}{R[Rt](15:0)}$	(5)
STore Word Unscaled offset D $D = \frac{M[R][Rn] + DTAddr](31:0)}{R[Rt](31:0)} = \frac{M[R[Rn] + DTAddr](31:0)}{R[Rt](31:0)}$	(5)
STore eXclusive Register D $B = A + B$	(5,7)
SUBtract SUB R 658 $R[Rd] = R[Rn] - R[Rm]$	
SUBtract	(2.0)
Immediate	(2,9)
SUBtract Immediate & Set SUBIS I 788-789 $R[Rd]$ , FLAGS = $R[Rn]$ – ALUImm	(1,2,9)
SUBtract & Set Subs R 758 R[Rd], FLAGS = R[Rn] – R[Rm] flags	(1)

- (1) FLAGS are 4 condition codes set by the ALU operation: Negative, Zero, oVerflow, Carry

- FLAGS are 4 condition codes set by the ALU operation: Negative, Zero, oVerflow
   ALUImm = { 52'b0, ALU\_immediate }
   BranchAddr = { 36{BR\_address [25]}, BR\_address, 2'b0 }
   CondBranchAddr = { 43{COND\_BR\_address [18]}, COND\_BR\_address, 2'b0 }
   DTAddr = { 55{DT\_address [8]}, DT\_address }
   MOVImm = { 48'b0, MOV\_immediate }
   Atomic test&set pair; R[Rm] = 0 if pair atomic, 1 if not atomic
   Operands considered unsigned numbers (vs. 2's complement)
   Since LB\_and CB\_instruction formats have opcodes parrower than LI bits, they or

- (9) Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a
   (10) If neither is operand a NaN and Value1 == Value2, FLAGS = 4'b0110; If neither is operand a NaN and Value1 < Value2, FLAGS = 4'b1000; If neither is operand a NaN and Value1 > Value2, FLAGS = 4'b0010; If an operand is a Nan, operands are unordered

### ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMON	iC.	FOR-	OPCODE/ SHAMT (Hex)	OPERATION (in Verilog)	Notes
Floating-point ADD Single	FADDS	R	0F1 / 0A	S[Rd] = S[Rn] + S[Rm]	Notes
Floating-point ADD Double	FADDD	R	0F3 / 0A	D[Rd] = D[Rn] + D[Rm]	
Floating-point CoMPare Single	FCMPS	R	0F1 / 08	FLAGS = (S[Rn]  vs  S[Rm])	(1,10)
Floating-point CoMPare Double	FCMPD	R	0F3 / 08	FLAGS = (D[Rn]  vs  D[Rm])	(1,10)
Floating-point DIVide Single	FDIVS	R	0F1/06	S[Rd] = S[Rn] / S[Rm]	
Floating-point DIVide Double	FDIVD	R	0F3 / 06	D[Rd] = D[Rn] / D[Rm]	
Floating-point MULtiply Single	FMULS	R	0F1 / 02	S[Rd] = S[Rn] * S[Rm]	
Floating-point MULtiply Double	FMULD	R	0F3 / 02	D[Rd] = D[Rn] * D[Rm]	
Floating-point SUBtract Single	FSUBS	R	0F1 / 0E	S[Rd] = S[Rn] - S[Rm]	
Floating-point SUBtract Double	FSUBD	R	0F3 / 0E	D[Rd] = D[Rn] - D[Rm]	
LoaD Single floating-point	LDURS	R	7C2	S[Rt] = M[R[Rn] + DTAddr]	(5)
LoaD Double floating-point	LDURD	R	7C0	D[Rt] = M[R[Rn] + DTAddr]	(5)
MULtiply	MUL	R	4D8 / 1F	R[Rd] = (R[Rn] * R[Rm]) (63:0)	
Signed DIVide	SDIV	R	4D6 / 02	R[Rd] = R[Rn] / R[Rm]	
Signed MULtiply High	SMULH	R	4DA	R[Rd] = (R[Rn] * R[Rm]) (127:64)	
STore Single floating-point	STURS	R	7E2	M[R[Rn] + DTAddr] = S[Rt]	(5)
STore Double floating-point	STURD	R	7E0	M[R[Rn] + DTAddr] = D[Rt]	(5)
Unsigned DIVide	UDIV	R	4D6 / 03	R[Rd] = R[Rn] / R[Rm]	(8)
Unsigned MULtiply High	UMULH	R	4DE	R[Rd] = (R[Rn] * R[Rm]) (127:64)	(8)

#### CORE INSTRUCTION FORMATS

R	opcode		Rm	shamt		Rn	1	Rd	
	31	21	20 16	15	109		5 4		0
I	opcode		ALU_ir	nmediate		Rn		Rd	
	31	22 21			109		54		0
D	opcode		DT ac	ldress	ор	Rn		Rt	
	31	21	20	12	11 10 9		54		0
B	opcode			BR ac	ldress				
	31 262	25							0
CB	Opcode		COND	BR addre	ess			Rt	
	31 242	23					5 4		0
IM	opcode	LSL		MOV imn	nediate			Rd	
	31	23 22 21	20	_			5.4		0

#### PSEUDOINSTRUCTION SET

I DECEDOTION THE CTION OF		
NAME	<b>MNEMONIC</b>	<b>OPERATION</b>
CoMPare	CMP	FLAGS = R[Rn] - R[Rm]
CoMPare Immediate	CMPI	FLAGS = R[Rn] - ALUImm
LoaD Address	LDA	R[Rd] = R[Rn] + DTAddr
MOVe	MOV	R[Rd] = R[Rn]

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	ACROSS A CALL?
X0 - X7	0-7	Arguments / Results	No
X8	8	Indirect result location register	No
X9 - X15	9-15	Temporaries	No
X16 (IP0)	16	May be used by linker as a scratch register; other times used as temporary register	No
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	No
X18	18	Platform register for platform independent code; otherwise a temporary register	No
X19-X27	19-27	Saved	Yes
X28 (SP)	28	Stack Pointer	Yes
X29 (FP)	X29 (FP) 29 Frame Pointer		Yes
X30 (LR)	X30 (LR) 30 Return Address		Yes
XZR	31	The Constant Value 0	N.A.

### OPCODES IN NUMERICAL ORDER BY OPCODE

Instruction		(	pcode	Shamt	11-bit C Range	
Mnemonic	Format	Width (bits		Binary	Start (Hex)	
В	В	6	000101		0A0	0BF
FMULS	R	11	00011110001	000010	0F	1
FDIVS	R	11	00011110001	000110	0F	1
FCMPS	R	11	00011110001	001000	0F	1
FADDS	R	11	00011110001	001010	0F	1
FSUBS	R	11	00011110001	001110	0F	1
FMULD	R	11	00011110011	000010	0F	3
FDIVD	R	11	00011110011	000110	0F	
FCMPD	R	11	00011110011	001000	0F	
FADDD	R	11	00011110011	001010	0F	
FSUBD	R	11	00011110011	001110	0F	3
STURB	D	11	00111000000		1C	
LDURB	D	11	00111000010		1C	
B.cond	СВ	8	01010100		2A0	2A7
STURH	D	11	01111000000		3C	
LDURH	D	11	01111000010		3C	
AND	R	11	10001010000		45	
ADD	R	11	10001010000		45	
ADDI	I	10	1001000100		488	489
ANDI	I	10	1001000100		490	491
BL	В	6	1001001		4A0	4BF
SDIV	R	11	100101	000010	4D	1.00001300
UDIV	R	11	10011010110	000010	4D	
MUL	R	11	100110110	011111	4D	
SMULH	R	11	10011011010	011111	4D	
UMULH	R	11	10011011010		4D	
	R	11	10101010100		55	
ORR	R	11	10101010000		55	
ADDS	I	10	10101011000		588	589
ADDIS	I	10	101100100		590	591
ORRI	CB	8			5A0	5A7
CBZ		8	10110100			0.0000000
CBNZ	СВ		10110101		5A8	5AF
STURW	D	11	10111000000		5C	
LDURSW	D	11	10111000100		5C	
STURS	R	11	101111100000		5E	
LDURS	R	11	10111100010		5E	
STXR	D	11	11001000000		64	
LDXR	D	11	11001000010		64:	
EOR	R	11	11001010000		65	
SUB	R	11	11001011000		65	
SUBI	I	10	1101000100		688	689
EORI	I	10	1101001000		690	691
MOVZ	IM	9	110100101		694	697
LSR	R	11	11010011010		69,	
LSL	R	11	11010011011		69	
BR	R	11	11010110000		6B	
ANDS	R	11	11101010000		75	
SUBS	R	11	11101011000		75	
SUBIS	I	10	1111000100		788	789
ANDIS	I	10	1111001000		790	791
MOVK	IM	9	111100101		794	797
STUR	D	11	11111000000		7C	
LDUR	D	11	11111000010		7C	2
STURD	R	11	11111100000		7E	
LDURD	R	11	111111100010		7E	2

Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they
occupy a range of 11-bit opcodes, e.g., the 6-bit B format occupies 32 (2<sup>5</sup>) 11-bit
opcodes.

# IEEE 754 FLOATING-POINT STANDARD

(-1)<sup>s</sup> × (1 + Fraction) × 2<sup>(Exponent - Bias)</sup> where Single Precision Bias = 127, Double Precision Bias = 1023


	EEE 134 Synn	7015
Exponent	Fraction	Object
0	0	± 0
0	<i>≠</i> 0	± Denorm
1 to MAX - 1	anything	± F1. Pt. Num.
MAX	0	± ∞
MAX	<i>≠</i> 0	NaN

IEEE 754 Symbols

S.P. MAX = 255, D.P. MAX = 2047

# IEEE Single Precision and Double Precision Formats:

S	Exponent		Fraction	
31	30	23 2	22	0
S		Exponent	Fraction	
63	62		52 51	0



### DATA ALIGNMENT

Double Word								
	Wo	ord			W	ord		
Halfword		Halfword		Halfword		Halfword		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	
	1	2	3	4	5	6	7	

Value of three least significant bits of byte address (Big Endian)

## EXCEPTION SYNDROME REGISTER (ESR)

	Exception Class (EC)	Instruction Length (IL)		Instruction Specific Syndrome field (ISS)	
-	31 26	25	24		0

### EXCEPTION CLASS

 	TOIL CELLO	O .			
EC	Class	Cause of Exception	Number	Name	Cause of Exception
0	Unknown	Unknown	34	PC	Misaligned PC
					exception
7	SIMD	SIMD/FP registers	36	Data	Data Abort
		disabled			
14	FPE	Illegal Execution	40	FPE	Floating-point
		State			exception
17	Sys	Supervisor Call	52	WPT	Data Breakpoint
		Exception			exception
32	Instr	Instruction Abort	56	BKPT	SW Breakpoint
					Exception

## SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10 <sup>3</sup>	Kilo-	K	210	Kibi-	Ki
10 <sup>6</sup>	Mega-	M	$2^{20}$	Mebi-	Mi
10 <sup>9</sup>	Giga-	G	230	Gibi-	Gi
10 <sup>12</sup>	Tera-	T	240	Tebi-	Ti
10 <sup>15</sup>	Peta-	P	250	Pebi-	Pi
10 <sup>18</sup>	Exa-	Е	260	Exbi-	Ei
10 <sup>21</sup>	Zetta-	Z	270	Zebi-	Zi
$10^{24}$	Yotta-	Y	280	Yobi-	Yi
10-3	milli-	m	10-15	femto-	f
10-6	micro-	μ	10-18	atto-	a
10-9	nano-	n	10-21	zepto-	z
10-12	pico-	р	10-24	yocto-	У