# CS5222 Project 2 Custom Acceleration with FPGAs

Shen Jiamin A0209166A

shen\_jiamin@u.nus.edu

March 6, 2022

#### Abstract

In this project, I'm going to port the lab to **PYNQ 2.7** and **Vivado/Vitis 2020.2**. The experiment is done on ASUS RS500-E8-PS4 V2, with operating system Ubuntu 20.04.4 LTS (GNU/Linux 5.4.0-100-generic x86\_64).

## 1 Matrix Multiplication Pipeline Optimization in HLS

## 1.1 Understanding the baseline matrix multiply (background)

For Vitis 2020.2, the command used should be

```
$ vitis_hls -f hls.tcl
```

The report generated by HLS (as in Table 1) shows that some pipelining has already been done automatically by Vitis HLS. After inspecting the migration guide, I added two lines in the hls.tcl:

```
config_compile -pipeline_loops 0
set_clock_uncertainty 12.5%
```

The performance and utilization estimates of the two profiles, together with those for the following profiles, are reported in Table 8. The new loop details is as Table 2. It turns out that the overall performance is a little bit worse than documented. This is because every iteration in L3 loop takes 11 cycles and thus 2816 cycles in total to perform a single inner product.

## 1.2 Pipelining in HLS (8 marks)

The work in this section is done with auto pipelining disabled.

Table 1: Loop details for baseline with automatic pipelining

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined	
Loop I wille	min	max	Latency	achieved	target	Count	F	
- LOAD_OFF_1	5	5	1	1	1	5	yes	
- LOAD_W_1_LOAD_W_2	1280	1280	1	1	1	1280	yes	
- LOAD_I_1_LOAD_I_2	1024	1024	1	1	1	1024	yes	
- L1_L2	82800	82800	1035	-	-	80	no	
+ L3	1031	1031	12	4	1	256	yes	
- STORE_O_1_STORE_O_2	42	42	4	1	1	40	yes	

Table 2: Loop details for baseline without automatic pipelining

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined	
200p Planie	min	max	Latency	achieved	target	Count		
- LOAD_OFF_1	5	5	1	-	-	5	no	
- LOAD_W_1	1300	1300	130	-	-	10	no	
+ LOAD_W_2	128	128	1	-	-	128	no	
- LOAD_I_1	1040	1040	130	-	-	8	no	
+ LOAD_I_2	128	128	1	-	-	128	no	
- L1	225536	225536	28192	-	-	8	no	
+ L2	28190	28190	2819	-	-	10	no	
++ L3	2816	2816	11	-	-	256	no	
- STORE_O_1	136	136	17	-	-	8	no	
+ STORE_O_2	15	15	3	-	-	5	no	

## 1.2.1 Pipelining the L3 (innermost) loop

The code is modified as Figure 1. As reported in Table 3, pipelining L3 reduces its latency from 2816 cycles to 1031 cycles. The L1 is flattened, but L2 cannot be flattened because L2 is not a perfect loop. Thus the result has 2-layer loops where the outer layer has 80 iterations, and the inner layer has 256 iterations. This design utilizes slightly more resources but no more floating-point adders or multipliers. The overall latency is 85286 cycles, which is about 2.67x speedup. Other statistics in detail can be found in Table 8.

Figure 1: Inserting HLS directive for L3 Pipelining

Table 3:	Loop	details	for	L3	Pipe.	lining
----------	------	---------	-----	----	-------	--------

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined	
	min	max	Latency	achieved	target	Count	<b>F</b>	
- LOAD_OFF_1	5	5	1	-	-	5	no	
- LOAD_W_1	1300	1300	130	-	-	10	no	
+ LOAD_W_2	128	128	1	-	-	128	no	
- LOAD_I_1	1040	1040	130	-	-	8	no	
+ LOAD_I_2	128	128	1	-	-	128	no	
- L1_L2	82800	82800	1035	-	-	80	no	
+ L3	1031	1031	12	4	1	256	yes	
- STORE_O_1	136	136	17	-	-	8	no	
+ STORE_O_2	15	15	3	-	-	5	no	

#### 1.2.2 Pipelining the L2 loop

The code is modified as Figure 2. As reported in Table 4, pipelining the loop body of L2 unrolls L3 and flattens L1. The design introduced parallelism, which uses 16 adders and 16 multipliers. The overall latency is reduced to 7341 cycles, which is about 31.1x speedup relative to the baseline. The initiation interval has increased to 128 cycles, which is pretty heavy. Other statistics in detail can be found in Table 8.

Figure 2: Inserting HLS directive for L2 Pipelining

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined	
Boop Tuine	min	max	Latency	achieved	target	Count	1 Ipolinea	
- LOAD_OFF_1	5	5	1	-	_	5	no	
- LOAD_W_1	2580	2580	258	-	-	10	no	
+ LOAD_W_2	256	256	2	-	-	128	no	
- LOAD_I_1	2064	2064	258	-	-	8	no	
+ LOAD_I_2	256	256	2	-	-	128	no	
- L1_L2	2550	2550	1287	16	1	80	yes	
- STORE_O_1	136	136	17	-	-	8	no	
+ STORE_O_2	15	15	3	-	-	5	no	

Table 4: Loop details for L2 pipelining with 1WnR memory

An important observation is that the design can utilise 16 adders and 16 multipliers instead of being limited by the dual-port RAMs. The reason for that is Vitis HLS infers the RAM type as 1WnR, which is Multi-Ported Memory using Replication, and this type of memory has a single write port and multiple concurrent read ports.

```
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'weight_buf'. Use bind_storage pragma to overwrite if → needed.

INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'in_buf'. Use bind_storage pragma to overwrite if → needed.
```

In order to prepare for the following memory partition optimization, the memory type should be forced to the dual-port (T2P) RAM as Figure 3. The result shows that the L2 pipelining with T2P RAM uses only two adders and two multipliers. The overall latency is 13885 cycles, which is a 16.4x improvement, which has already achieved the goal for this section. As the loop details in Table 5, the initiation interval is 128 cycles, which is slightly heavy.

#### 1.2.3 Pipelining the L1 (outermost) loop

The code is modified as Figure 4. The loop details are in Table 6. Pipelining L1 makes both L2 and L3 completely unrolled, which makes there only one loop with 8 iterations. The unrolled loop body is heavily paralleled with 1WnR memory used, which make use of 160 floating-point adders and 160 floating-point multipliers. The parallelism reduces the latency for one equivalent iteration from 28192 cycles to 1291 cycles. The pipelining further reduce the latency for L1 to 1402 cycles, although there are eight iterations. The overall latency is 6193 cycles, about 36.82x speedup relative to L3 pipelining and 2.22x speedup compared to L2 pipelining. Other statistics in detail can be found in Table 8.

Although L1 pipelining with 1WnR memory achieves some speedup compared to L2 pipelining, it takes 299.1 seconds to complete the whole building process, while the time for L2 pipelining is only 62.5 seconds. At the same time, the hardware resource usage has exceeded those available on board.

```
@@ -32,6 +32,11 @@
    T in_buf[BATCH][FEAT];
    T out_buf[BATCH][CLASSES];
+#pragma HLS bind_storage variable = offset_buf type = RAM_T2P
+#pragma HLS bind_storage variable = weight_buf type = RAM_T2P
+#pragma HLS bind_storage variable = in_buf type = RAM_T2P
+#pragma HLS bind_storage variable = out_buf type = RAM_T2P
     // Input and output AXI stream indices
    int is idx = 0:
    int os_idx = 0;
@@ -74,6 +79,7 @@
    // Iterate over output classes
        for (int j = 0; j < CLASSES; j++) {
+#pragma HLS PIPELINE II = 1
            // Perform the dot product
            T tmp = offset_buf[j];
        L3:
```

Figure 3: Setting memory type to true dual-port RAM with L2 Pipelining.

Table 5: Loop	details fe	or L2 Pipelin	ing with T2P	memory
---------------	------------	---------------	--------------	--------

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined	
200p Tunie	min	max	Latency	achieved	target	Count	<b>F</b>	
- LOAD_OFF_1	5	5	1	-	-	5	no	
- LOAD_W_1	1300	1300	130	-	-	10	no	
+ LOAD_W_2	128	128	1	-	-	128	no	
- LOAD_I_1	1040	1040	130	-	-	8	no	
+ LOAD_I_2	128	128	1	-	-	128	no	
- L1_L2	11398	11398	1287	128	1	80	yes	
- STORE_O_1	136	136	17	-	-	8	no	
+ STORE_O_2	15	15	3	-	-	5	no	

```
@@ -71,6 +71,7 @@
// Iterate over batch elements
L1:
    for (int i = 0; i < BATCH; i++) {
+#pragma HLS PIPELINE II = 1
    // Iterate over output classes
    L2:
        for (int j = 0; j < CLASSES; j++) {</pre>
```

Figure 4: Inserting HLS directive for L1 Pipelining

As we did in Section 1.2.2, we try using dual-port memory as well. The code is modified as Figure 5. The result shows that both overall latency and resource usage are lower than using 1WnR. That is good, but the usage of FF and LUT still exceeds the resource budget. That might be due to the 20 adders and 20 multipliers, but I failed to figure out how the computation units are used since dual-port memory is used. As in Table 7, the initiation interval is 128 cycles.

# 2 Part 2: Fixed-Point Optimizations (30 marks)

1. the fixed-point validation accuracy reported by mnist.py after you've tweaked the SCALE factor.

Table 6: Loop details for L1 pipelining with 1WnR memory

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined	
Boop Tuine	min	max	Latency	achieved	target	Count	- · F	
- LOAD_OFF_1	5	5	1	-	-	5	no	
- LOAD_W_1	1300	1300	130	-	-	10	no	
+ LOAD_W_2	128	128	1	-	-	128	no	
- LOAD_I_1	2064	2064	258	-	-	8	no	
+ LOAD_I_2	256	256	2	-	-	128	no	
- L1	1402	1402	1291	16	1	8	yes	
- STORE_O_1	136	136	17	-	-	8	no	
+ STORE_O_2	15	15	3	-	-	5	no	

```
@@ -32,6 +32,11 @@
    T in_buf[BATCH][FEAT];
    T out_buf[BATCH][CLASSES];
+#pragma HLS bind_storage variable = offset_buf type = RAM_T2P
+#pragma HLS bind_storage variable = weight_buf type = RAM_T2P
+#pragma HLS bind_storage variable = in_buf type = RAM_T2P
+#pragma HLS bind_storage variable = out_buf type = RAM_T2P
     // Input and output AXI stream indices
     int is_idx = 0;
    int os_idx = 0;
@@ -71,6 +76,7 @@
 // Iterate over batch elements
    for (int i = 0; i < BATCH; i++) {
+#pragma HLS PIPELINE II = 1
     // Iterate over output classes
         for (int j = 0; j < CLASSES; j++) {
```

Figure 5: Setting memory type to true dual-port RAM with L1 Pipelining.

Table 7: Loop details for L1 pipelining with T2P memory

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined	
r	min	max	Latency	achieved	target	Count	<b></b>	
- LOAD_OFF_1	5	5	1	-	_	5	no	
- LOAD_W_1	1300	1300	130	-	-	10	no	
+ LOAD_W_2	128	128	1	-	-	128	no	
- LOAD_I_1	1040	1040	130	-	-	8	no	
+ LOAD_I_2	128	128	1	-	-	128	no	
- L1	2186	2186	1291	128	1	8	yes	
- STORE_O_1	136	136	17	-	-	8	no	
+ STORE_O_2	15	15	3	-	-	5	no	

- 2. the design latency in cycles
- 3. the overall device utilization (as Total per Resource).
- 4. your measured system speedup over the fixed-point CPU implementation
- 5. your measured classification accuracy on the 8k MNIST test sample

Table 8: Performance and utilization estimates for mmult\_float

	Profile _		Latency (cycles)		(ms)	Interval (cycles)		Pipeline
			max	min	max	min	max	Type
1.1	Baseline (AutoPipe)	85160	85160	1.236	1.236	85161	85161	none
1.1	Baseline (NoPipe)	228022	228022	2.280	2.280	228023	228023	none
1.2.1	L3 Pipelining	85286	85286	1.238	1.238	85287	85287	none
1.2.2	L2 Pipelining (1WnR)	7341	7341	0.073	0.073	7342	7342	none
1.2.2	L2 Pipelining (T2P)	13885	13885	0.139	0.139	13886	13886	none
1.2.3	L1 Pipelining (1WnR)	6193	6193	0.062	0.062	6194	6194	none
1.2.3	L1 Pipelining (T2P)	5953	5953	0.060	0.060	5954	5954	none
??	Baseline (L2, AutoPipe, T2P)	13759	13759	0.138	0.138	13760	13760	none

	Profile		Utilization Summary						
	Tiome	BRAM_18K	DSP	FF	LUT	URAM	fadd	fmul	
1.1	Baseline (AutoPipe)	13 (4%)	5 (2%)	1050 (~0%)	2000 (3%)	0 (0%)	1	1	
1.1	Baseline (NoPipe)	14 (5%)	5 (2%)	817 (~0%)	1635 (3%)	0 (0%)	1	1	
1.2.1	L3 Pipelining	14 (5%)	5 (2%)	921 (~0%)	1713 (3%)	0 (0%)	1	1	
1.2.2	L2 Pipelining (1WnR)	182 (65%)	80 (36%)	38357 (36%)	34359 (64%)	0 (0%)	16	16	
1.2.2	L2 Pipelining (T2P)	16 (5%)	10 (4%)	24710 (23%)	22359 (42%)	0 (0%)	2	2	
1.2.3	L1 Pipelining (1WnR)	70 (25%)	800 (363%)	415044 (390%)	243128 (457%)	0 (0%)	160	160	
1.2.3	L1 Pipelining (T2P)	16 (5%)	100 (45%)	312992 (294%)	120185 (225%)	0 (0%)	20	20	
??	Baseline (L2, AutoPipe, T2P)	16 (5%)	10 (4%)	24776 (23%)	22615 (42%)	0 (0%)	2	2	

 <sup>&</sup>quot;{L1, L2, L3} Pipelining" are based on Baseline (NoPipe).
 "L2/Partition" are based on L2 Pipelining.

- 6. how many multipliers are instantiated in your desing?
- 7. report the initiation interval of the matrix multiplication loop that you pipelined
- 8. given the number of multipliers in your design and input throughput via the AXI port, is the design bandwidth- or compute-limited?

# Part 3: Open-ended design optimization (30 marks)

Vitis High-Level Synthesis User Guide