# CS5222 Project 2 Custom Acceleration with FPGAs

Shen Jiamin A0209166A shen\_jiamin@u.nus.edu

March 6, 2022

#### **Abstract**

In this project, I'm going to port the lab to **PYNQ 2.7** and **Vivado/Vitis 2020.2**. The experiment is done on ASUS RS500-E8-PS4 V2, with operating system Ubuntu 20.04.4 LTS (GNU/Linux 5.4.0-100-generic x86\_64).

## 1 Matrix Multiplication Pipeline Optimization in HLS

## 1.1 Understanding the baseline matrix multiply (background)

For Vitis 2020.2, the command used should be

```
$ vitis_hls -f hls.tcl
```

The report generated by HLS (as in Table 1) shows that some pipelining has already been done automatically by Vitis HLS. In order to prepare baseline for the next part, I disabled the pipelining.

```
--- hls.tcl 2022-03-03 21:17:24.651417872 +0800
+++ hls_nopipe.tcl 2022-03-03 21:33:53.435003340 +0800
@@ -7,6 +7,7 @@
open_solution "solution0" -flow_target vivado
set_part {xc7z020clg484-1}
create_clock -period 10 -name default
+config_compile -pipeline_loops 0
csim_design -clean
csynth_design
close_project
```

The new report is as Table 2. It turns out that the overall performance is a little bit worse than documented. This is because every iteration in L3 loop takes 11 cycles and thus 2816 cycles in total to perform a single inner product.

The performance and utilization estimates of the two profiles, together with those for the following profiles, are reported in Table 8.

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined	
200p Tumie	min	max	Latency	achieved	target	Count		
- LOAD_OFF_1	5	5	1	1	1	5	yes	
- LOAD_W_1_LOAD_W_2	1280	1280	2	1	1	1280	yes	
- LOAD_I_1_LOAD_I_2	1024	1024	2	1	1	1024	yes	
- L1_L2	82800	82800	1035	-	-	80	no	
+ L3	1031	1031	12	4	1	256	yes	
- STORE_O_1_STORE_O_2	42	42	4	1	1	40	yes	

Table 1: Loop details for baseline with automatic pipelining

Table 2: Loop details for baseline without automatic pipelining

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined
	min	max	Latency	achieved	target	Count	- ipolitica
- LOAD_OFF_1	5	5	1	-	-	5	no
- LOAD_W_1	1300	1300	130	-	-	10	no
+ LOAD_W_2	128	128	1	-	-	128	no
- LOAD_I_1	1040	1040	130	-	-	8	no
+ LOAD_I_2	128	128	1	-	-	128	no
- L1	225536	225536	28192	-	-	8	no
+ L2	28190	28190	2819	-	-	10	no
++ L3	2816	2816	11	-	-	256	no
- STORE_O_1	136	136	17	-	-	8	no
+ STORE_O_2	15	15	3	-	-	5	no

## 1.2 Pipelining in HLS (8 marks)

The work in this section is done with auto pipelining disabled.

#### 1.2.1 Pipelining the L3 (innermost) loop

The code is modified as Figure 1. As reported in Table 3, pipelining L3 reduces its latency from 2816 cycles to 1031 cycles. The L1 is flattened, but L2 cannot be flattened because L2 is not a perfect loop. Thus the result has 2-layer loops where the outer layer has 80 iterations, and the inner layer has 256 iterations. There is no parallelism in this condition. This design utilizes slightly more resources but no more floating point adders or multipliers. The overall latency is 85285 cycles, which is about 2.67x speedup. Other statistics in detail can be found in Table 8.

Figure 1: Inserting HLS directive for L3 Pipelining.

#### 1.2.2 Pipelining the L2 loop

The code is modified as Figure 2. As reported in Table 4, pipelining the loop body of L2 unrolls L3 and introduces both pipelining and some parallelism, which reduces the iteration latency from 2816 cycles to 1287 cycles and the total latency for the matrix multiplication from 225536 to 2550. The design used 16 adders and 16 multipliers. The overall latency is 7341 cycles, about 31.06x speedup relative to baseline. Other statistics in detail can be found in Table 8.

An important observation is that the design can utilise 16 adders and 16 multipliers instead of being limited by the dual-port RAMs. The reason for that is Vitis HLS infers the RAM type as 1WnR, which is short for Multi-Ported Memory using Replication, and this type of memory has a single write port and multiple concurrent read ports.

```
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'weight_buf'. Use bind_storage pragma to overwrite if \rightarrow needed.

INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'in_buf'. Use bind_storage pragma to overwrite if \rightarrow needed.
```

Table 3: Loop details for L3 pipelining

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined
200p Hume	min	max	Latency	achieved	target	Count	
- LOAD_OFF_1	5	5	1	-	-	5	no
- LOAD_W_1	1300	1300	130	-	-	10	no
+ LOAD_W_2	128	128	1	-	-	128	no
- LOAD_I_1	1040	1040	130	-	-	8	no
+ LOAD_I_2	128	128	1	-	-	128	no
- L1_L2	82800	82800	1035	-	-	80	no
+ L3	1031	1031	12	4	1	256	yes
- STORE_O_1	136	136	17	-	-	8	no
+ STORE_O_2	15	15	3	-	-	5	no

Figure 2: Inserting HLS directive for L2 Pipelining.

Table 4: Loop details for L2 pipelining with 1WnR memory

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined
Loop Tunne	min	max	Latency	achieved	target	Count	
- LOAD_OFF_1	5	5	1	-	_	5	no
- LOAD_W_1	2580	2580	258	-	-	10	no
+ LOAD_W_2	256	256	2	-	-	128	no
- LOAD_I_1	2064	2064	258	-	-	8	no
+ LOAD_I_2	256	256	2	-	-	128	no
- L1_L2	2550	2550	1287	16	1	80	yes
- STORE_O_1	136	136	17	-	-	8	no
+ STORE_O_2	15	15	3	-	-	5	no

In order to prepare for the following memory partition optimization, the memory type should be forced to the dual-port (T2P) RAM as Figure 3. The result shows that the L2 pipelining with T2P RAM uses only two adders and two multipliers. The overall latency is 13885 cycles, which is a 16.4x improvement. That has already achieved the goal. As the loop details in Table 5, the initiation interval is 128 cycles, which is slightly heavy.

#### 1.2.3 Pipelining the L1 (outermost) loop

The code is modified as Figure 4. The loop details are in Table 6. Pipelining L1 makes both L2 and L3 completely unrolled, which makes there only one loop with 8 iterations. The unrolled loop body is heavily paralleled with 1WnR memory used, which make use of 160 floating point adders and 160 floating point multipliers. The parallelism reduces the latency for one iteration from 28190 cycles to 1291 cycles. The pipelining further reduce the latency for L1 to 1402 cycles, although there are eight iterations. The overall latency is 6193 cycles, about 36.82x speedup relative to L3 pipelining and 1.19x speedup compared

```
--- a/zynq/hls/mmult_float/mmult_float.cpp
+++ b/zynq/hls/mmult_float/mmult_float.cpp
@@ -32,6 +32,9 @@ void mmult_hw(AXI_VAL in_stream[IS_SIZE], AXI_VAL out_stream[OS_SIZE])
    T in_buf[BATCH][FEAT];
    T out_buf[BATCH][CLASSES];
+#pragma HLS bind_storage variable = in_buf type = RAM_T2P
+#pragma HLS bind_storage variable = weight_buf type = RAM_T2P
     // Input and output AXI stream indices
    int is idx = 0:
    int os_idx = 0;
@@ -74,6 +77,7 @@ L1:
    // Iterate over output classes
        for (int j = 0; j < CLASSES; j++) {
+#pragma HLS PIPELINE II = 1
            // Perform the dot product
            T tmp = offset_buf[j];
        L3:
```

Figure 3: Setting memory type to true dual-port RAM with L2 Pipelining.

Table 5: Loop details	s for L2 Pipelining	with T2P memory
-----------------------	---------------------	-----------------

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined
Loop I wille	min	max	Latency	achieved	target	Count	<b>F</b>
- LOAD_OFF_1	5	5	1	-	-	5	no
- LOAD_W_1	1300	1300	130	-	-	10	no
+ LOAD_W_2	128	128	1	-	-	128	no
- LOAD_I_1	1040	1040	130	-	-	8	no
+ LOAD_I_2	128	128	1	-	-	128	no
- L1_L2	11398	11398	1287	128	1	80	yes
- STORE_O_1	136	136	17	-	-	8	no
+ STORE_O_2	15	15	3	-	-	5	no

to L2 pipelining. Other statistics in detail can be found in Table 8.

Figure 4: Inserting HLS directive for L1 Pipelining.

Although L1 pipelining with 1WnR memory achieves some speedup compared to L2 pipelining, it takes 299.1 seconds to complete the whole building process, while the time for L2 pipelining is only 62.5 seconds. At the same time, the hardware resource usage has exceeded those available on board.<sup>1</sup>

As we did in Section 1.2.2, we try using dual-port memory as well. The code is modified as Figure 5. The result shows that the overall latency and resource usage are lower than using 1WnR. That is good, but the usage of FF and LUT still exceeds the

<sup>&</sup>lt;sup>1</sup>DSP (363%), FF (390%), LUT (457%)

Table 6: Loop details for L1 pipelining with 1WnR memory

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined
Loop Ivaine	min	max	Latency	achieved	target	Count	<b>F</b>
- LOAD_OFF_1	5	5	1	-	-	5	no
- LOAD_W_1	1300	1300	130	-	-	10	no
+ LOAD_W_2	128	128	1	-	-	128	no
- LOAD_I_1	2064	2064	258	-	-	8	no
+ LOAD_I_2	256	256	2	-	-	128	no
- L1	1402	1402	1291	16	1	8	yes
- STORE_O_1	136	136	17	-	-	8	no
+ STORE_O_2	15	15	3	-	-	5	no

resource budget. That might be due to the 20 adders and 20 multipliers, but I failed to figure out how the computation units are used since dual-port memory is used. As in Table 7, the initiation interval is 128 cycles.

```
--- a/zynq/hls/mmult_float/mmult_float.cpp
+++ b/zynq/hls/mmult_float/mmult_float.cpp
@@ -32,6 +32,9 @@ void mmult_hw(AXI_VAL in_stream[IS_SIZE], AXI_VAL out_stream[OS_SIZE])
    T in_buf[BATCH][FEAT];
    T out_buf[BATCH][CLASSES];
+#pragma HLS bind_storage variable = in_buf type = RAM_T2P
+#pragma HLS bind_storage variable = weight_buf type = RAM_T2P
     // Input and output AXI stream indices
     int is_idx = 0;
    int os_idx = 0;
@@ -71,6 +74,7 @@ LOAD_I_1:
// Iterate over batch elements
     for (int i = 0; i < BATCH; i++) {
+#pragma HLS PIPELINE II = 1
     // Iterate over output classes
    L2:
         for (int j = 0; j < CLASSES; j++) {
```

Figure 5: Setting memory type to true dual-port RAM with L1 Pipelining.

Table 7: Loop deta	ails for L1 pipel	lining with T2P memor	У
--------------------	-------------------	-----------------------	---

Loop Name	Latency (	Latency (cycles)		Initiation	Interval	Trip	Pipelined
Loop Ivaine	min	max	Latency	achieved	target	Count	T
- LOAD_OFF_1	5	5	1	-	-	5	no
- LOAD_W_1	1300	1300	130	-	-	10	no
+ LOAD_W_2	128	128	1	-	-	128	no
- LOAD_I_1	1040	1040	130	-	-	8	no
+ LOAD_I_2	128	128	1	-	-	128	no
- L1	2186	2186	1291	128	1	8	yes
- STORE_O_1	136	136	17	-	-	8	no
+ STORE_O_2	15	15	3	-	-	5	no

Table 8: Performance and utilization estimates for mmult\_float

	Profile	Latency	(cycles)	Latency	(ms)	Interval (cycles)		Pipeline
		min	max	min	max	min	max	Type
1.1	Baseline (AutoPipe)	85160	85160	1.236	1.236	85161	85161	none
1.1	Baseline (NoPipe)	228022	228022	2.280	2.280	228023	228023	none
1.2.1	L3 Pipelining	85286	85286	1.238	1.238	85287	85287	none
1.2.2	L2 Pipelining (1WnR)	7341	7341	0.073	0.073	7342	7342	none
1.2.2	L2 Pipelining (T2P)	13885	13885	0.139	0.139	13886	13886	none
1.2.3	L1 Pipelining (1WnR)	6193	6193	0.062	0.062	6194	6194	none
1.2.3	L1 Pipelining (T2P)	5953	5953	0.060	0.060	5954	5954	none
1.3.1	Partition (dim=1, factor=2)	16196	16196	0.162	0.162	16197	16197	none
1.3.1	Partition (dim=2, factor=2)	11133	11133	0.111	0.111	11134	11134	none
1.3.2	Partition (dim=2, factor=4)	8605	8605	0.086	0.086	8606	8606	none
1.3.2	Partition (dim=2, factor=8)	9645	9645	0.096	0.096	9646	9646	none
1.3.2	Partition (dim=2, factor=16)	9013	9013	0.090	0.090	9014	9014	none
1.3.2	Partition (dim=2, factor=32)	8697	8697	0.087	0.087	8698	8698	none

	Profile	Utiliz	ation Summ	ary		Instance		
	1101110	BRAM	DSP	FF	LUT	URAM	fadd	fmul
	Available	280	220	106400	53200	0		
1.1	Baseline (AutoPipe)	13	5	1151	2058	0	1	1
1.1	Baseline (NoPipe)	14	5	817	1635	0	1	1
1.2.1	L3 Pipelining	14	5	921	1713	0	1	1
1.2.2	L2 Pipelining (1WnR)	182	80	38357	34359	0	16	16
1.2.2	L2 Pipelining (T2P)	14	10	24774	22364	0	2	2
1.2.3	L1 Pipelining (1WnR)	70	800	415044	243128	0	160	160
1.2.3	L1 Pipelining (T2P)	14	100	313056	120190	0	20	20
1.3.1	Partition (dim=1, factor=2)	14	10	32117	45376	0	2	2
1.3.1	Partition (dim=2, factor=2)	14	20	27402	19150	0	4	4
1.3.2	Partition (dim=2, factor=4)	18	40	31174	20654	0	8	8
1.3.2	Partition (dim=2, factor=8)	34	80	37814	26771	0	16	16
1.3.2	Partition (dim=2, factor=16)	66	160	52904	40646	0	32	32
1.3.2	Partition (dim=2, factor=32)	130	320	72645	65969	0	64	64

<sup>1. &</sup>quot; $\{L1, L2, L3\}$  Pipelining" are based on Baseline (NoPipe).

#### 1.3 Increasing Pipeline Parallelism by Repartitioning Memories (8 marks)

The work in this section is based on L2 pipelining with T2P memory.

#### 1.3.1 Understanding the dim parameter

Instead of looking into the factor, which is of interest in this project, we try to choose an appropriate dim. The dim option is used to specify which dimension is partitioned. Figure 6 is a figure coming from *Vitis HLS User Guide (ug1399)*, which clearly shows the idea of dim. In our application, the loop body of L2 is pipelined, which reads 256 elements from in\_buf and 256 elements from weight\_buf. In order to improve parallelism, it is obvious that we should distribute the one vector of 256 elements to several blocks of memory. That is, we need to set dim to 2.

I have also experimented on this, where the code is modified as Figure 7. The HLS summary (Table 8) shows setting dim to 1 introduces more resource usage but the latency is worse. On the contrary, setting dim to 2 leads to introducing more floating-point adders and multipliers and achieves a lower latency. The result also supports our conclusion above.

<sup>2. &</sup>quot;L2/Partition" are based on L2 Pipelining.

```
my_array_0[10][6]
                                              ___ my_array_1[10][6]
my_array[10][6][4] -partition dimension 3
                                                    my_array_2[10][6]
                                                    my_array_3[10][6]
                                                    my_array_0[6][4]
my_array[10][6][4] -partition dimension 1
                                              → my_array_1[6][4]
                                                    mv_arrav_2[6][4]
                                                    my_array_3[6][4]
                                                    my_array_4[6][4]
                                                    my_array_5[6][4]
                                                    my_array_6[6][4]
                                                    my_array_7[6][4]
                                                    my_array_8[6][4]
                                                    my_array_9[6][4]
my_array[10][6][4] \rightarrow partition dimension 0 \rightarrow 10x6x4 = 240 registers
```

Figure 6: Partitioning Array Dimensions

```
--- a/zynq/hls/mmult_float/mmult_float.cpp
+++ b/zyng/hls/mmult_float/mmult_float.cpp
@@ -35,6 +35,9 @@ void mmult_hw(AXI_VAL in_stream[IS_SIZE], AXI_VAL out_stream[OS_SIZE])
#pragma HLS bind_storage variable = in_buf type = RAM_2P
#pragma HLS bind_storage variable = weight_buf type = RAM_2P
+#pragma HLS ARRAY_PARTITION variable = in_buf block factor = 2 dim = 1
+#pragma HLS ARRAY_PARTITION variable = weight_buf block factor = 2 dim = 1
     // Input and output AXI stream indices
    int is_idx = 0:
    int os_idx = 0;
                                         (a) Setting array partition with dim=1
--- a/zyng/hls/mmult_float/mmult_float.cpp
+++ b/zynq/hls/mmult_float/mmult_float.cpp
@@ -35,6 +35,9 @@ void mmult_hw(AXI_VAL in_stream[IS_SIZE], AXI_VAL out_stream[OS_SIZE])
#pragma HLS bind_storage variable = in_buf type = RAM_2P
#pragma HLS bind_storage variable = weight_buf type = RAM_2P
+#pragma HLS ARRAY_PARTITION variable = in_buf block factor = 2 dim = 2
+#pragma HLS ARRAY_PARTITION variable = weight_buf block factor = 2 dim = 2
     // Input and output AXI stream indices
    int is_idx = 0;
    int os_idx = 0;
                                         (b) Setting array partition with dim=2
```

Figure 7: Comparing different setting of dim

#### 1.3.2 Trying different factors

As shown in Table 8, adding the factor to 32 makes the utilization of DSP and LUT exceeds the resource budget. When factor=16, the latency is reduced to 9013, which means 25.3x improvement. In this design, 32 floating point adders and 32 floating point multipliers are used, which is 16 times of that when array partition is not used. From Table 9, it can be seen that the initiation interval is 8 cycles.

Table 9: Loop details for partition with dim=2 factor=16

Loop Name	Latency (cycles)		Iteration	Initiation	Interval	Trip	Pipelined
200p Timine	min	max	Latency	achieved	target	Count	P
- LOAD_OFF_1	5	5	1	-	-	5	no
- LOAD_W_1	3860	3860	386	-	-	10	no
+ LOAD_W_2	384	384	3	-	-	128	no
- LOAD_I_1	3088	3088	386	_	-	8	no
+ LOAD_I_2	384	384	3	_	-	128	no
- L1_L2	1918	1918	1287	8	1	80	yes
- STORE_O_1	136	136	17	-	-	8	no
+ STORE_O_2	15	15	3	-	-	5	no

## 1.4 D. Amortizing Iteration Latency with Batching (8 marks)

#### Report

- 1. the design latency in cycles, and
- 2. the overall device utilization (as Total per Resource).

### 1.5 E. Extending Batch Size with Tiling (8 marks)

#### Report

- 1. the design latency in cycles, and
- 2. the overall device utilization (as Total per Resource).

## 1.6 F. Hardware compilation and FPGA testing on the PYNQ (8 marks)

#### Report

- 1. the measured speedup and
- 2. measured classification accuracy.

# 2 Part 2: Fixed-Point Optimizations (30 marks)

- 1. the fixed-point validation accuracy reported by mnist.py after you've tweaked the SCALE factor.
- 2. the design latency in cycles
- 3. the overall device utilization (as Total per Resource).
- 4. your measured system speedup over the fixed-point CPU implementation
- 5. your measured classification accuracy on the 8k MNIST test sample
- 6. how many multipliers are instantiated in your desing?
- 7. report the initiation interval of the matrix multiplication loop that you pipelined
- 8. given the number of multipliers in your design and input throughput via the AXI port, is the design bandwidth- or compute-limited?

# 3 Part 3: Open-ended design optimization (30 marks)

Vitis High-Level Synthesis User Guide