

# Computer Organization

Lab9 CPU Design(1)

ISA, Control + Data Block Memory,Decoder





- > CPU Design(1)
  - > ISA
  - > CPU = Control Path + Data Path

- >Instruction Fetch(1)
  - > IP cores(Block Memory)
- >Instruction analysis(1)
  - > Decoder of Data Path



# RISC-V32I



#### RISC-V-Reference-Data.pdf

l type	e {imm[11:0], rs	1, funct3, rd,	opcode}	
inst	OPCODE	FUNCT3	FUNC7	hex
lb	000_0011	0		03/0/-
lh	000_0011	1		03/1/-
lw	000_0011	10		03/2/-
ld	000_0011	11		03/3/-
lbu	000_0011	100		03/4/-
lhu	000_0011	101		03/5/-
jalr	110_0111	0		67/0/-
				A /
addi	001_0011	0		13/0/-
slli	001_0011	1	0	13/1/0
slti	001_0011	10	A A	13/2/-
sltiu	001_0011	11		13/3/-
xori	001_0011	100	/ /A	13/4/-
srli	001_0011	101	0	13/5/0
srai	001_0011	101	010_0000	13/5/20
ori	001_0011	110		13/6/-
andi	001_0011	111		13/7/-

S type	e {imm[11:5],	rs2, rs1, func	t3, imm[4:0	], opcode}
inst	OPCODE	FUNCT3	FUNC7	hex
sb	010_0011	0		23/
sh	010_0011	1		+ 4
sw	010_0011	10	7 4	A
sd	010_0011	11		

R type {func7, rs2, rs1, func3, rd, opcode}								
inst	OPCODE	FUNCT3	FUNC7	hex				
add	011_0011	0	0	33/				
sub	011_0011	0	010_0000	1				
sll	011_0011	1	0					
slt	011_0011	10	y A					
sltu	011_0011	11						
xor	011_0011	100	A A					
srl	011_0011	101	0					
sra	011_0011	101	010_0000					
or	011_0011	110						
and	011_0011	111						

#### CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R		funct7			r	s2	r	sl	fur	ict3	re	i	opco	de
I		im	m[11:	[0:	00		r	s1	fur	nct3	re	i	opco	de
S		imm[11:	5]		r	s2	r	sl	fur	nct3	imm	[4:0]	opco	de
SB		imm[12 10	):5]		r	s2	r	sl	fur	nct3	imm[4	:1 11]	opco	de
U				ir	nm[31	:12]	VS -				re	i	opco	de
UJ			in	nm[2	0 10:1	11 19	:12]				re	d	opco	de

SB type	(imm[12 10:5], ı	rs2, rs1, func	t3, imm[4:1 1	1], opcode}
inst	OPCODE	FUNCT3	FUNC7	hex
beq	110_0011	0		63/
bne	110_0011	1		7/35///
blt	110_0011	100		
bge	110_0011	101	7	
bltu	110_0011	110	7.5	
bgeu	110_0011	111		


U type {i	mm[31:12], rd, o	pcode}		AAA
inst	OPCODE	FUNCT3	FUNC7	hex
auipc	001_0111			17/
lui	011_0111			37/
UJ type	{imm[20 10:1 11	19:12], rd, o	pcode}	
inst	OPCODE	FUNCT3	FUNC7	hex
jal	110_1111			6f/



# Data Path(1)

#### Data Path:

The parts in CPU with componets which are involved to execute instructions.




	1. Instruction fetch	2. Data Fetch	3. Instruction Execute	4. Memory Access	5. Register WriteBack
add[R]	Υ	Υ	Υ		Υ
addi[l]	Υ	Υ	Υ		Υ
sw[S]	Υ	Υ	Υ	Υ	
lw[I]	Υ	Υ	Υ	Υ	Υ
branch[SB]	Υ	Υ	Υ		
jalr[l]	Υ	Υ	Υ		Υ
jal [UJ]	Υ	Υ	Υ		Υ



# Data Path(2)

#### CORE INSTRUCTION FORMATS

	31 27 26 25	24 20	19 15	14 12	11 7	6 0	
3	funct7	rs2	rs1	funct3	rd	opcode	
	imm[11:0]	00	rs1	funct3	rd	opcode	
	imm[11:5]	imm[11:5] rs2		funct3	imm[4:0]	opcode	
В	imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	
	ir	nm[31:12]	30 3		rd	opcode	
J	imm[2	0 10:1 11 19:	12]		rd	opcode	



Module	How To Process	Instructions and Comments
lFetch	Determine how to update the value of PC register	<ol> <li>pc+immediate(sign extended) (bne [b], jal[J])</li> <li>the value of the specified register (ra by default) (jalr [l])</li> <li>pc+4 (other instruction except branch, jal and jal )</li> </ol>
Decoder	Determine whether to write register or not	<pre>lw [I], R type, U type vs beq([B]) vs sw([S])</pre>
	Get the source of data to be written Get the address of register to be written	<ol> <li>Data memory (lw[l]) -&gt; rd</li> <li>ALU ([R]) -&gt; rd</li> <li>address of instruction (jal[J]) -&gt; the specified register</li> </ol>
	Determine whether to get immediate data from the instruction and expand it to 32bit	add([R]) vs addi([I]) vs lui([U]) vs sw([S]) vs beq([B]) vs jal([J])
Memory	Determine whether to write memory or not	(sw[S]) vs lw[l]
	Get the source of data to be written	rs1 vs rs2 of registers (sw[S])
	Get the address of memory unit to be written	the output of ALU (sw[S])
ALU	Determine how to calculate the datas	add, sub, or, sll, sltiu, sra, slt, branch
	determin the source of one operand from register or immediate extended	R(register), I(sign extended immediate)




# Instruction Fetch(1) - Instruction Memory

**Using** the **IP core 'Block Memory'** of Xilinx to implement the Instruction-memory.

Import the IP core in vivado project

1) in "PROJECT MANAGER" window click "IP Catalog"

- 2) in "IP Catalog" window
  - > Vivado Repository
    - > Memories & Storage Elements
      - > RAMs & ROMs & BRAM
        - > Block Memory Generator






### Using IP core in Vivado: Block Memory

**Using** the **IP core 'Block Memory'** of Xilinx to implement the Data-memory.





**Import** the **IP core** in vivado project

1) in "PROJECT MANAGER" window click "IP Catalog"

- 2) in "IP Catalog" window
  - > Vivado Repository
    - > Memories & Storage Elements
      - > RAMs & ROMs & BRAM
        - > Block Memory Generator




### **Customize Memory IP core**

Component Name prgrom	Component Name prgrom	Component Name prgrom
Basic Port A Options Other Options Summary	Basic Port A Options Other Options Summary	Basic Port A Options Other Options Summary
Interface Type Native   Generate address in	Memory Size  Port A Width 32 Range: 1 to 4608 (bits)	Pipeline Stages within Mux 0
Memory Type Single Port ROM Common Clock  ECC Options	Port A Depth 16384 Range: 2 to 1048576  The Width and Depth values are used for Read Operation in Port A	Memory Initialization  Load Init File
ECC Type No ECC ~	Operating Mode Write First   Enable Port Type Always Enabled	Coe File no_coe_file_loaded
Write Enable  Byte Write Enable	Port A Optional Output Registers  Primitives Output Register Core Output Register	Fill Remaining Memory Locations  Remaining Memory Locations (Hex) 0
Byte Size (bits) 9	SoffECC Input Register REGCEA Pin  Port A Output Reset Options	Structural/UniSim Simulation Model Options  Defines the type of warnings and outputs are generated when a
Algorithm Options  Defines the algorithm used to concatenate the block RAM primitives.	RSTA Pin (set/reset pin) Output Reset Value (Hex)  Reset Memory Latch Reset Priority CE (Latch or Register Enable)	read-write or write-write collision occurs.  Collision Warnings All
Refer datasheet for more information.  Algorithm Minimum Area	Reset Memory Latch Reset Priority CE (Latch or Register Enable)	Behavioral Simulation Model Options
Primitive 8kx2 ~	READ Address Change A  Read Address Change A	Disable Collision Warnings Disable Out of Range Warnings

**NOTE**: set the init file of prgrom after this IP core has been added into vivado project. Same steps as the RAM IP core used in Data-memory.



### Customize Memory IP core continued




### 3) PortA Options settings:


- > Data read and write bit width: 32 bits (4Byte)
- > Read Depth: 16384, size: 2<sup>14</sup> \* 4Byte = 64KB
- ➤ Operating Mode: Write First
- > Enable Port Type: Always Enabled
- ➤ PortA Optional Output Registers: NOT SET



# Customize Memory IP core continued

- 4) Other Options settings:
  - > 1. When specifying the initialization file for customize the ROM on the 1st time, the IP core ROM just customized WITHOUT initial file and corresponding path, so set it to no initial file when creating ROM.
  - > 2. After the ROM IP core created
    - > 2-1. COPY the initialization file prgrom32.coe to projectName.srcs/sources\_1/ip/ComponentName. ("projectName.srcs" is under the project folder, "componentName" here is 'prgrom')
    - > 2-2. Double-click the newly created ROM IP core, **RESET** it with the **initialization file**, select the prgrom32.coe file that has been in the directory of projectName.srcs/sources\_1/ip/prgrom.







# Instance the Memory IP core

**Step1.** Find the name and the ports of the IP core:

```
Component Name prgrom
```



**Step2.** Build a module in verilog to instance the IP core and bind its ports:

```
module m_inst(
clk, addr,dout
);
input clk;
input [13:0] addr;
output [31:0] dout;
prgrom urom(.clka(clk),.addra(addr),.douta(dout));
endmodule
```

```
✓ Design Sources (6)
✓ M. m_inst (m_inst.v) (1)
→ P urom: prgrom (prgrom.xci)
```



### Test the IP core

**Step1**.Build the testbecn to verify the function of the IP core.

```
module to inst mem();
 reg clk;
 reg [13:0] addr;
 wire [31:0] dout;
 m inst urom(.clk(clk),.addr(addr),.dout(dout));
initial begin
   clk = 1'b0;
   forever #5 clk = ~clk;
 end
initial begin
   addr=14'h0:
   repeat(20) #17 addr = addr + 1;
   #20 $finish:
 end
 endmodule
sim_2 (7) (active)

✓ 

was to inst mem (tb inst mem.v) (1)

       • urom : m_inst (m_inst.v) (1)
                  urom: prgrom (prgrom.xci)
```

**Step2.** do the simulation based on the testbench.

**Step3.** Check the waveform generated by the simulation and the coe file which used to initialize the IP core to check if the prgrom IP core work as a ROM(Read Only Memory):

Determine whether the module can accurately read the data stored in the corresponding storage unit in the ROM based on the address on the rising edge of the clock.

The prgrom IP core is **initialized with** file prgrom.coe

0

0003


Name

l dk

> Maddr[13:0]

dout[31:0]

```
memory initialization radix = 16;
memory initialization vector =
00100c63,
00000033.
00004033,
00002297,
ff428293,
00028083,
               prgrom32.coe
fff07013,
ffe00013,
00129023,
fddff06f,
00000000
```






### Tips. How to generate coe file

- √ 1-1. build a RISC-V assembly soure file.
- ✓ 1-2. Using Rars to asemble the source file, and generate the machine code.
- √ 1-3. Dump the machine code as Hexadecimal Text.
- √ 1-4. Using rars2coe.exe to generate the related coe file.



Code	Basic	Source
0x00100c63	beq x0,x1,0x00000018	5: beq x0,x1,here
0x00000033	add x0,x0,x0	6: add x0,x0,x0
0x00004033	xor x0,x0,x0	7: xor x0,x0,x0
0x00002297	auipc x5,2	8: la t0,idata
0xff428293	addi x5,x5,0xfffffff4	
0x00028083	lb x1,0(x5)	9: lb x1,(t0)







memory initialization radix = 16; memory initialization vector = 00100c63, 00000033, 00004033, 00002297, ff428293, 00028083, fff07013, ffe00013, 00129023, fddff06f, 00000000. 00000000



### **Practice 1**

Set the IP core of the Block memory type, observe and compare the circuit behavior of the IP cores.


> Step1.

Refer to pages 6 to 12 of the courseware to create a block ROM IP core, except for modifying the option settings marked by the blue arrow in the right image, all other settings remain unchanged.

> Step2.

Instantiate and simulate the IP core under this configuration to observe the differences in their behavior under different settings

> Tip: For a ROM IP core, it's suggested to pay attention to the data storage, data reading, and related timing.






### **Instruction Analysis**


- Task 1: get information about the data from the instruction (Decoder in Data Path)
  - address of registers: rs2(Instruction[24:20]),
    rs1(Instruction[19:15]) and rd(Instruction[11:7])
  - > **shift mount**(instruction[24:20]) (R type and I type)
  - immediate(12bits for I/S/SB, 20bits for U/UJ)
- Task 2: generated control signals according to the instruction (Controller in Control Path)
  - > get Operation code(inst[6:0]) and function
    code(funct7,funct3) in the instruction
  - > generate control signals to submodules of CPU

31		27	26	25	24	20	19	15	14	12	11	7	6	(
	fu	nct7	ct7 rs2		rs1 funct3		ict3	rd		opcode				
	imm[11:0]						rs1 funct3			rd		opcode		
	imm[11:5]		rs2		rs1 funct.		ict3	imm[4:0]		opco	de			
	imm[	nm[12 10:5] rs2 rs1 funct3				ict3	imm[4	:1 11]	opco	de				
	imm[31:12]					90 -				re	i	opco	de	
	imm[20 10:1				11 19	19:12]				rd		opco	de	





### Data Path(1) Decoder



- Get data from the instruction directly or indirectly
  - opcode, function code : how to get data, where to get data
  - immediate data needs to be signextended to 32bits for calculation.
  - data in the register, the address of the register is coded in the instruction. e.g. rs2 = Instruction[24:20];
  - data in the memory, the address of the memory unit need to be calculated by ALU with base address stored in the register and offset as immediate data in the instruction

#### Read/Write data from/to Register File

31	27	26	25	24	20	19	15	14	12	11	7	6	(
	funct7	rs2		rs1		funct3		rd		opcode			
	im	m[11:	[0]			rs1		funct3		rd		opcode	
	imm[11:	rs2		rs1		funct3		imm[4:0]		opcode			
	rs2		rs1		funct3		imm[4:1 11]		opcode				
			in	nm[31	:12]	00 -				rd		opcode	
		nm[20	0 10:1	11 19:	:12]				rd		opcode		

Tips: The submodule 'Imm Gen' has already been done in lab8. It is suggested to instance 'Imm Gen' in the Decoder to speed up the coding.



### Decoder continued

#### CORE INSTRUCTION FORMATS

							0.00	0.535270	52000	07407AW	0202	1540.00	100	2
	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R	R funct7			rs2		rs1		funct3		rd		opcode		
I	I imm[11:0]				00		rs1		funct3		rd		opcode	
S	S imm[11:5]				rs	32	r	s1	funct3		imm[4:0]		opcode	
SB	imm[12 10:5]				rs2		rsl		funct3		imm[4:1 11]		opcode	
U				in	nm[31	:12]	00 -				re	i	opcode	
UJ	UJ imm[20 10:1 11 19:							12]			rd		opcode	

#### Registers(Register File)

#### -Inputs

#### > read address

- > [R] add: rs1,rs2
- > [B] beq: rs1, rs2
- [I\_calculate] addi: rs1
- **>** ...

#### write address


- > [R] add: rd
- > [J] jal : rd/[31]
- [l\_calculate] addi: rd
- **>** ...

#### > write data

- > [R]/[I\_calculate] add: data from alu result
- > [I\_load] lw: data from memory
- **>** ...

#### > control signal

- > [R]/[I]/[J] RegWrite
- ➤ [J] jal
- **>** ...



### Registers(Register File)

#### -Outputs

- read data1
- read data2
- extended Immi




### Decoder continued


### **Register File(Registers):**


Almost all the instructions need to read or write register file in CPU;

32 common registers with same bitwidth: 32



//verilog tips: reg[31:0] register[0:31]; assign Rdata1 = register[Read register 1]; register[Write register] <= WriteData;





Q1:

How to avoid the confliction between register read and register write?

Q2: Which kind of circuit is this register file, combinatorial circuit or sequential circuit?

Q3: How to determine the size of address bus on register file?



### Practice2

RE IN	STRUC	TIC					10	1.5		10		-		,
31	- 3	27	26	25	24	20	19	15	14	12	- 11	7	6	(
funct7 rs2						2	rs1 fu			nct3 rd		opcode		
imm[11:0]							rs1		fur	ict3	rd		opcode	
imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode		
imm[12 10:5] rs2						r	s1	fur	ict3	imm[4:1 11]		opcode		
imm[31:12]										rd		opco	de	
imm[20 10:1 11 19:12]										rd opc		de		


- > 1. Implement the sub-module of CPU: Decoder
  - > There are 32 registers (each register is 32bits), All the registers are readable and writeable except x0, x0 is readonly.
  - > The reading should be done at any time while writing only happens on the posedge of the clock.
  - The register file should support R/I/S/SB/U/UJ type instructions(extend the immediate to be 32bits if needed).
    - > such as: add; addi; jalr; lw; sw; beq;jal;
- > 2. Verify its function by simulation. NOTES: The verification should be done on the full set of testcase.
- > 3. List the signals which are used by the Decoder (NOTE: Signals' name are determined by designer)


tips: following table could be used as a reference

name	from	to	bits	function
regWrite	Controller	Decoder	1	1 means write the register identified by writeAdress
imm32	Decoder	IFetch	32	the signextended immediate
instruction	IFetch	Decoder	32	the instruction
rdata1	Decoder	ALU	32	the data read from the register which is specified by rs1
•••				



### Tips: Control Path & Data Path of CPU





**Control Path**: Interprete instructions and generate signals to control the data path to execute instructions

**Data Path**: The parts in CPU with componets which are involved to execute instructions