
#### **COMPUTER ORGANIZATION**

# Lecture 2 RISC-V Introduction

2024 Spring




#### Recap





#### **Abstractions**

- Computer Architecture
  - Instruction Set Architecture
  - Machine Organization
- ISA => Assembly Language
  - From programmer's point of view



```
High-level
                     swap(size_t v[], size_t k)
language
program
                         size_t temp;
(in C)
                         temp = v[k];
                         v[k] = v[k+1];
                         v[k+1] = temp;
                        Compiler
Assembly
                     swap:
                           slli x6, x11, 3
language
                               x6, x10, x6
program
                                x5, 0(x6)
(for RISC-V)
                                x7, 8(x6)
                                x7.0(x6)
                                x5.8(x6)
                           jalr x0, 0(x1)
                       Assembler
Binary machine
language
program
               00000000000000110011001010000011
(for RISC-V)
               00000000100000110011001110000011
               00000000011100110011000000100011
               00000000010100110011010000100011
               00000000000000001000000001100111
```



# Instruction Set Architecture (ISA)

- Instructions: CPU's primitive operations
  - Instructions performed one after another in sequence
  - Each instruction does a small amount of work (a tiny part of a larger program).
  - Each instruction has an operation applied to operands,
  - and might be used to change the sequence of instructions.
- CPUs belong to "families," each implementing its own set of instructions
- CPU's particular set of instructions implements an Instruction Set Architecture (ISA)
  - Examples: ARM, Intel x86, MIPS, RISC-V, PowerPC...



#### Instruction Set Architecture

#### • CISC

- Complex Instruction Set Computer
- Variable instruction length
- Much more powerful instructions
- Hardware intensive instructions (more transistors)
- e.g. x86

#### RISC

- Reduced Instruction Set Computer
- Fixed instruction size
- Simple instructions (load/store)
- Emphasizes more on software (compiler)
- e.g. MIPS, ARM, PowerPC, RISC-V



#### Which ISAs "win"

- The big winners: x86/x64 (servers) and Arm (phones/embedded)
  - Neither are the cheapest nor the best architectures available...
  - They won because of the legacy ecosystem
- But since our focus is understanding how computers work, we choose learning RISC-V
- Learn to program in assembly language, e.g. RISC-V
  - Best way to understand what compilers do to generate machine code
  - Best way to understand what the CPU hardware does



#### **And the Road To Future Classes**

#### CS302 Operation Systems

- OS needs a small amount of assembly for doing things the "high level" language doesn't support
  - Such as accessing special resources

#### CS323 Compilers

 Learn how to build compilers. A compiler goes from source code to assembly language.

#### CS301 Embedded System

 Assembly or a combination of high-level languages and inline assembly are commonly used to achieve efficient execution in resource-constrained environments.

#### CS315 Computer Security

 Exploit code ("shell code") is often in assembly and exploitation often requires understanding the assembly language & callingconvention of the target

#### What is RISC-V



- Fifth generation of RISC design from UC Berkeley
- A high-quality, license-free, royalty-free RISC ISA specification
  - Implementers do not pay any royalties
  - Large community of users riscv.org: industry, academia
  - Full software stack
- Appropriate for all levels of computing system, from microcontrollers to supercomputers
  - 32-bit, 64-bit, and 128-bit variants (we're using 32-bit(RV32) in lectures and labs, textbook uses 64-bit)
- Standard maintained by non-profit RISC-V Foundation



#### A Basic Assembly Instruction

- C code: a = b + c;
- Assembly code: (human-friendly machine instructions)
   add a, b, c # a is the sum of b and c
- Translate the following C code into assembly code:

```
a = b + c + d + e;
add a, b, c add a, b, c
add a, a, d or add f, d, e
add a, a, e add a, a, f
```

- Instructions are simple: fixed number of operands (unlike C)
- A single line of C code is converted into multiple lines of assembly code
- Some sequences are better than others... the second sequence needs one more (temporary) variable f

#### A Basic Assembly Instruction

- In Previous example
  - add a, b, c
  - All arithmetic operations have this form
- Design Principle 1: Simplicity favors regularity
  - Regularity makes implementation simpler
  - Simplicity enables higher performance at lower cost
- Example
  - C code: f = (g + h) (i + j);
  - Assembly code:

```
add t0, g, h # temp t0 = g + h add t1, i, j # temp t1 = i + j sub f, t0, t1 # f = t0 - t1
```



### **Assembly Variables: Registers**

- Unlike HLL like C or Java, assembly does not have variables
- Assembly language operands are objects called registers
  - Limited number of special places to hold values, built directly into the hardware
  - 32 registers in RISC-V
  - Each RISC-V register is 32 bits wide called a "word" (RV32 variant of RISC-V ISA)
  - Registers have no type
  - Operation determines how register contents are interpreted
- Design Principle 2: Smaller is faster
  - registers: 32
  - main memory: millions of locations



## **RISC-V Registers**

• x0 is special, always holds the value zero and can't be changed

| Register   | Alternative name | Description                      |
|------------|------------------|----------------------------------|
| x0         | zero             | the constant value 0             |
| <b>x</b> 1 | ra               | Return address                   |
| x2         | sp               | Stack pointer                    |
| х3         | gp               | Global pointer                   |
| x4         | tp               | Thread pointer                   |
| x5 - x7    | t0 - t2          | Temporaries                      |
| <b>x8</b>  | s0/fp            | Saved register/Frame pointer     |
| x9         | s1               | Saved register                   |
| x10-17     | a0-7             | Function arguments/Return values |
| x18-27     | s2-11            | Saved registers                  |
| x28-31     | t3-6             | Temporaries                      |



#### **RISC-V Instructions**

- Instructions have an opcode and operands
- E.g., add x1, x2, x3 # x1 = x2 + x3



- Instructions are fixed, 32bit long (machine code)
  - Note: Conversions between assembly to corresponding machine code will be taught in future lecture
- Each instruction uses one of these predefined formats:

| Name         |                             | ield   |        |        |               | Comments |                               |  |  |
|--------------|-----------------------------|--------|--------|--------|---------------|----------|-------------------------------|--|--|
| (Field Size) | 7 bits                      | 5 bits | 5 bits | 3 bits | 5 bits        | 7 bits   |                               |  |  |
| R-type       | funct7                      | rs2    | rs1    | funct3 | rd            | opcode   | Arithmetic instruction format |  |  |
| I-type       | immediate[11:0]             |        | rs1    | funct3 | rd            | opcode   | Loads & immediate arithmetic  |  |  |
| S-type       | immed[11:5]                 | rs2    | rs1    | funct3 | immed[4:0]    | opcode   | Stores                        |  |  |
| SB-type      | immed[12,10:5]              | rs2    | rs1    | funct3 | immed[4:1,11] | opcode   | Conditional branch format     |  |  |
| UJ-type      | immediate[20,10:1,11,19:12] |        |        |        | rd            | opcode   | Unconditional jump format     |  |  |
| U-type       | immediate[31:12]            |        |        |        | rd            | opcode   | Upper immediate format        |  |  |

#### **Arithmetic Operations**

- Addition:
  - Example: add x1,x2,x3 (in RISC-V)
  - Equivalent to: a = b + c (in C), where a, b, c in x1,x2,x3
- Subtraction
  - Example: sub x3,x4,x5 (in RISC-V)
  - Equivalent to: d = e f (in C), where d, e, f in x3, x4, x5
- Example: how to do the following C statement?

```
f = (g + h) - (i + j);
```

- f, ..., j in x19, x20, ..., x23
- Break into multiple instructions:

```
add x5, x20, x21 # temp t0 = g + h add x6, x22, x23 # temp t1 = i + j sub x19, x5, x6 # f = t0 - t1
```



#### Register x0

- Very useful: always holds zero and can never be changed (does not require initialization)
- Ex: Copy a value from one register to another:

```
add x3,x4,x0 (in RISC-V)
same as
f = g (in C)
```

- Or, whenever a value is produced and we want to throw it away, write to x0:
- By convention RISC-V has a specific no-op instruction add x0,x0,x0
- Also, we will see x0 used later with "jump-and-link" instruction



#### **Immediates**

- Immediates are used to provide numerical constants
- Design Principle 3: Make the common case fast
  - Small constants are common
  - Immediate operand avoids loading from memory
- Syntax similar to add instruction, except that last argument is a number instead of a register
- Example: Add Immediate:

addi 
$$x3, x4, 10$$
 addi  $x3, x4, 0$  same as  $f = g + 10$  (in C)  $f = g$  (in C)

No subtract immediate instruction, why?



## **Recall: Numeric Representations**

- Decimal 35<sub>10</sub> or 35<sub>ten</sub>
- Binary 00100011<sub>2</sub> or 00100011<sub>two</sub>
- Hexadecimal 0x23 or  $23_{hex}$ 0-15 (decimal)  $\rightarrow$  0-9, a-f (hex)

### **Recall: Numeric Representations**

- Unsigned Binary Integers
- Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to +2<sup>n</sup> − 1
- Example
  - $0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1011_2$ = 0 + ... + 1×2<sup>3</sup> + 0×2<sup>2</sup> +1×2<sup>1</sup> +1×2<sup>0</sup> = 0 + ... + 8 + 0 + 2 + 1 = 11<sub>10</sub>
- Using 32 bits
  - · 0 to +4,294,967,295

# **Signed Numeric Representations**

- 2s-Complement Signed Integers
- Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range:  $-2^{n-1}$  to  $+2^{n-1}-1$
- Example
- Using 32 bits
  - -2,147,483,648 to +2,147,483,647

# **Signed Numeric Representations**

- Signed Negation
- Complement and add 1
  - Complement means  $1 \rightarrow 0, 0 \rightarrow 1$

$$x + \overline{x} = 1111...111_2 = -1$$
  
 $\overline{x} + 1 = -x$ 

• Example: negate +2

$$+2 = 0000 \ 0000 \ \dots \ 0010_2$$
  
 $-2 = 1111 \ 1111 \ \dots \ 1101_2 + 1$   
 $= 1111 \ 1111 \ \dots \ 1110_2$ 



### **Immediates & Sign Extension**

- Immediates are necessarily small
  - An I-type instruction can only have 12 bits of immediate (We'll see more details in future lecture)
- In RISC-V immediates are "sign extended"
  - So the upper bits are the same as the top bit
- Examples: 8-bit to 16-bit
  - +2: 0000 0010 => 0000 0000 0000 0010
  - -2: 1111 1110 => 1111 1111 1111 1110
- So for a 12bit immediate...
  - Bits [31:12] get the same value as Bit 11


 $a_{11}$ ,  $a_{10}$ ,  $a_{9}$ ,  $a_{8}$ ,  $a_{7}$ ,  $a_{6}$ ,  $a_{5}$ ,  $a_{4}$ ,  $a_{3}$ ,  $a_{2}$ ,  $a_{1}$ ,  $a_{0}$ 





#### **Data Transfer Operations**

- Registers vs. Memory
  - Arithmetic operations can only be performed on registers
  - Thus, the only memory actions are loads & stores





#### **Speed of Registers vs. Memory**


- Registers vs. Memory
  - Arithmetic operations can only be performed on registers
  - Thus, the only memory actions are loads & stores
- Given that
  - Registers: 32 words (128 Bytes)
  - Memory (DRAM): Billions of bytes (2 GB to 16 GB on laptop)
- How much faster are registers than DRAM??
- About 100-500 times faster!
  - in terms of latency of one access



## Memory Addresses are in Bytes

- Data typically smaller than 32 bits, but rarely smaller than 8 bits (e.g., char type)
  - So everything is a multiple of 8 bits
- Remember, size of word is 4 bytes
- Memory is addressable to individual bytes
- Word addresses are 4 bytes apart
  - words take on the address of their least-significant byte
  - remember to keep words aligned
- RISC-V does not require words to be aligned in memory
  - But it is very very bad !!!
  - So in *practice*, RISC-V requires integers word-aligned !!!

Least-significant byte in word



Least-significant byte gets the smallest address



## **Transfer from Memory to Register**

C code

```
int A[100];
g = h + A[8];
```

- Assume: x13 holds base register (pointer to A[0])
- Note: 32 is offset in bytes
- Offset must be a constant known at assembly time
- Using Load Word (Iw) in RISC-V:

```
1w \times 10,32(x13) # reg x10 gets A[8] add x11,x12,x10 # g = h + A[8]
```

base+32 A[8] 103
... ... ...
base+4 A[1] 830
base addr A[0] 15



### **Transfer from Register to Memory**

C code

```
int A[100]; A[10] = h + A[8];
```

- Assume: x13 holds base register (pointer to A[0])
- Note: 32, 40 is offset in bytes
- Offset must be a constant known at assembly time
- Using Store Word (sw) in RISC-V:

```
lw x10,32(x13)  # reg x10 gets A[8]
add x11,x12,x10  # g = h + A[8]
sw x11,40(x13)  # A[10] = h + A[3]
```

 x13+32 and x13+40 must be multiples of 4 to maintain alignment



### **Loading and Storing Bytes**


- In addition to word data transfers (lw, sw), RISC-V has byte data transfers:
  - load byte: lb
  - store byte: sb
- Same format as Iw, sw
- E.g.,  $1b \times 10, 3(\times 11)$ 
  - contents of memory location (whose address = contents of register x11 + 3), is copied to the low byte position of x10.

 RISC-V also has "unsigned byte" loads (lbu) which zero extend to fill register.



### Little Endian vs Big Endian

- Endianness: byte ordering within a word
  - Little-endian (e.g. RISC-V)
    - LSB of a word is at least memory address
  - Big-endian (e.g. MIPS)
    - MSB of a word is at least memory address





#### **Endianness Example**

• Example: For the following RISC-V code, What's the final value in x12?

- for this example
  - byte[0] = 0xf5
  - byte[1] = 0x03
  - byte[2] = 0x00
  - byte[3] = 0x00

| Answer | x12       |
|--------|-----------|
| Α      | 0x5       |
| В      | Oxf       |
| С      | 0x3       |
| D      | Oxfffffff |



#### **Another Example**

• Example: For the following RISC-V code, What's the

final value in x12?


| Answer | x12       |
|--------|-----------|
| Α      | 0x8       |
| В      | 0xf8      |
| С      | 0x5       |
| D      | 0xffffff8 |


- The immediate got sign extended...
  - So 0xfffff8f5 got written
- Then load byte is called
  - So it will load byte[1], which is 0xf8
- But load byte sign extends too...
  - So what gets loaded into the register is 0xffffff8
- If we did Ibu we'd instead get 0xf8



### **Memory Layout**

- Instructions(programs) are represented in binary, just like data
- Programs are stored in *Text* Segment
- Constants and other static variables are stored in Static data segment
- Dynamic data: Heap
  - E.g., malloc in C, new in Java
- Automatic data: Stack







### **Logical Operations**

Useful for extracting and inserting groups of bits in a word

| Operation          | С  | Java | RISC-V  |  |  |
|--------------------|----|------|---------|--|--|
| Shift left logical | << | <<   | sll     |  |  |
| Shift right        | >> | >>   | srl/sra |  |  |
| Bitwise AND        | &  | &    | and     |  |  |
| Bitwise OR         |    |      | or      |  |  |
| Bitwise XOR        | ~  | ~    | xor     |  |  |

- Shift left logical
  - Shift left and fill with 0 bits
  - slli by *i* bits multiplies by 2<sup>*i*</sup>
- Shift right logical
  - Shift right and fill with 0 bits
  - srli by *i* bits divides by 2<sup>*i*</sup> (unsigned only)
- Shift right arithmetic
  - Shift right and fill with sign bits



#### Logical vs. Arithmetic Shift

- slli x2, x1, 4 # reg x2 = reg x1 << 4 bits 1001 0010 0011 0100 0101 0110 0111 1000
  - 0010 0011 0100 0101 0110 0111 1000 0000
- srli x2, x1, 4 # reg x2 = reg x1 >> 4 bits
  1001 0010 0011 0100 0101 0110 0111 1000
  - 0000 1001 0010 0011 0100 0101 0110 0111
- srai x2, x1, 4 1001 0010 0011 0100 0101 0110 0111 1000
  - 1111 1001 0010 0011 0100 0101 0110 0111



#### **Logical Instructions**

- AND: clear some bits
  - and x9,x10,x11

- OR: set some bits
  - or x9, x10, x11

- XOR: toggle some bits
  - xor x9, x10, x12

- How about NOT?
  - Can be implemented with XOR
  - xori x15,x14,-1

### Data Transfer with Variable Indexing

C code

```
int A[100];    /* A[0] address is in x13 */
int i;    /* i in x14 */
g = h + A[i]; /* h = x12, g = x11, tmp = x15 */
```

Using Load Word (lw) in RISC-V with pointer arithmetic:

```
sll x15,x14,2  # Multiply i by 4 for ints add x15,x15,x13  # A + 4 * i lw x10,0(x15) add x11,x12,x10
```



### **Conditional Operations**

- Branch to a labeled instruction if a condition is true
  - Otherwise, continue sequentially
- Conditional branch
  - beq rs1, rs2, L1
     if (rs1 == rs2) branch to instruction labeled L1;
  - bne rs1, rs2, L1
    - if (rs1 != rs2) branch to instruction labeled L1;
- Unconditional branch
  - beq x0, x0, L1
    - unconditional jump to instruction labeled L1




#### **Compiling If Statements**

#### C code

```
if (i==j) f = g+h;
else f = g-h;
```

- i and j are in x22 and x23,
- f,g and h are in x19, x20 and x21



#### Compiled RISC-V code:


```
bne x22, x23, Else # go to Else if i \neq j add x19, x20, x21 # f=g+h, skipped if i \neq j beq x0, x0, Exit # unconditional go to Exit Else: sub x19, x20, x21 # f=g-h, skipped if i = j Exit:
```




### **Compiling Loop Statements**

#### C code:

• i in x22, k in x24, address of save in x25





#### Compiled MIPS code:

```
Loop: sll x10, x22, 2  # Temp reg x10 = i * 4 add x10, x10, x25  # x10 = address of save[i] lw x9, 0(x10)  # Temp reg x9 = save[i] bne x9, x24, Exit # go to Exit if save[i]\neqk addi x22, x22, 1  # i = i + 1  # go to Loop
```

Exit:



### **Summary**

- 1. Instruction set architecture (ISA) specifies the set of commands (instructions) a computer can execute
- 2. Hardware registers provide a few very fast variables for instructions to operate on
- 3. RISC-V ISA requires software to break complex operations into a string of simple instructions, but enables faster, simple hardware
- 4. Assembly code is human-readable version of computer's native machine code, converted to binary by an assembler

#### RISC-V Reference Card

- In textbook
- Available on Blackboard

RISC-V

(algorith Load outractions extend the sign bit of data to fill the 64-bit register

Replicates the sign hit to fill in the leftmost bits of the result thering eight shift

The Single servien does a single-precision operation using the rightwar 12 bits of a 64-

8) Change series a 10-bit wask to show which properties are true (e.g., -ing -8,+0,+ing

Multiply with one operarul signed and one unsigned

The inemodiate field is sign-entended in RISC-V

| KISU              | -       | V Reference  | Data  |                                 | MNEMONIC<br>malamaty                             |                            | NAME<br>MULtiply (Was           |   |   | PN (in Verling)<br>* Blps23(67:8) | 6    |
|-------------------|---------|--|---|---------------------------------|--|----------------------------|---------------------------------|---|---|-----------------------------------|------|
|                   | ~~      | GER INSTRUCTIONS, is al  |   | _                               | malh   | R                          | Military spec                   |   |   | *Bln23(122.6                      | ev.  |
| MNEMONIC          |         |  | DESCRIPTION (in Verilog)  | NOTE                            | malhou   | R                          | MELiply apper                   |   |   | +81n23(127.6                      |      |
| mid, while        |         | ADD (Word)   | $\mathbb{N}[nt] = \mathbb{N}[nt] + \mathbb{N}[nt]$  | 33                              |  |                            | Signitire                       |   | and training                              |                                   | 9    |
| eddi,addiw        | 1       | ADD Immediate (Word)   | R[nf] = R[nf] + inm   | 1) WELTHE R. MELTHON apper Had? |  | Hatt                       | Rint =  Rint                    | *8\$n23(122%                                      | 6   |                                   |      |
| ind.              | *       | AND  | R[ni] = R[n1] & R[n2]   | 136                             | div.dive   | R                          | Unsigned<br>DEVide (Word)       |   | R[ed] = (R[ed]                            | ( Martin                          |      |
| sindS.            | -1      | AND Immediate  | R[nf] = R[nf] & intra   |                                 | dim  | B.                         | DiVide Unsigne                  |   | Rind-(Rint)                               |                                   |      |
| nifpe             | U       | Add Upper Immediate to PC  | R[rd] - PC + (imm, 1200)  |                                 | CER, 2009  | R.                         | BEMander (No                    |   | Ridi-(Rint)                               |                                   |      |
| beg               | 58      | Branch EQual   | if(R[m1]—R[m2)<br>PC+PC+(linne,000)   |                                 | COROL COROLL                                     | B                          | REMander Uni                    |   | R[rd] (R[rel]                             |                                   |      |
| bge               | 88      | Branch Gromer than or Equal  | ((Rjes))>=Rjes2)  |                                 | RV64F and RV64D I                                | Floating                   | (Word) -Point Extensions        |   |   |                                   |      |
|                   |         |  | PC=PC+(lines, line)   |                                 | £16, £1,#  |                            | Load (Word)                     |   | Fird] - MJR[rs1] Himm]                    |                                   |      |
| ogen              | SIL     | Branch ≥ Unsigned  | H[R]nx1[1=R[n/2])<br>PC=PC+(Innx,169)   | 2)                              | fact for S Sections                              |                            | M[R[m:]+imm] = F[rd]            |   |   |                                   |      |
| ILT.              | 523     | Branch Less Than   | if(R[ex]] <r[es2] 1870)<="" pc="PC+(inter," td=""><td></td><td>faddin, feddid</td><td>R</td><td>ADD:</td><td></td><td colspan="3">F[id] = F[is1] + F[is2]</td></r[es2]> |                                 | faddin, feddid                                   | R                          | ADD:                            |   | F[id] = F[is1] + F[is2]                   |                                   |      |
| ut va             | 525     | Branch Law Than Unsigned   | ((R[m])=R[m2) PC=PC+(mm,160)  | 25                              | frobja, fosbid                                   | R                          | SUBmet                          |   | f[id] = f[nt] - f[n2]                     |                                   |      |
| trie              | 525     | Branch Not Egent   | (f(R[rx1]!=0(rx2) PC=PC+(irem,169)  |                                 | fruites, fruited                                 | R                          | MELtiply                        |   | F[rd] - F[rd] * F[rd2)                    |                                   |      |
| CREEK             | 1       | Cont./Stat.RegRend&Clear   | $R[nl] = CSR_iCSR = CSR_iA_i - R[nsl.]$   |                                 | fillera, fillera                                 | H.                         | DIVide                          |   | F[6] = F[61]   F[62]                      |                                   |      |
| Server.           | - 1     | Cont./Stat.RegRead&Clear   | R[rd] = CSR:CSR = CSR & -imm  |                                 | faget.s, figst.d                                 | R.                         | SQuare Roof                     |   | ([n]=n41)                                 |                                   |      |
|                   |         | linn   |   |                                 | fracks, s, fracks, d                             | 81                         | Multiply-ADD                    |   |   | * F[nZ] = F[nZ]                   |      |
| CHECK             | .1      | Cont./Strt.RegRead&Set   | R[rd] = CSR, CSR = CSR   R[rs1]   |                                 | finish s, fresh d                                | В.                         | Multiply-St Bay                 |   |   | * F(H2) - F(H)                    |      |
| Jersey            | 1.      | Cont./Stat.RegRead&Set   | R[rd] = CSR; CSR = CSR   imm  |                                 | Disposable a Control of                          |                            | Negative Multip                 |   |   | all*Fledi=Fle                     |      |
|                   |         | ltera  |   |                                 | Dreadd, s., Dreadd, c                            |                            | Negrico Multip                  | 0-vine  |   | il+Fied+Fi                        |      |
| CRECH             | 1       | Cont./Stat.RogRead&Write   | R[nf]=CSR; CSR=R[ns1]   |                                 | faun).s,fognj.d                                  | R                          | SiGN source                     |   | [[n]-1F[n2]:60:0[n1]:62:0:                |                                   |      |
| mrest.            | 1       | Cont./Stat.Rog Readil/Write-<br>lmrs   | R[rd] = CSR; CSR = imm  |                                 | faunjo.a, faunjo.o                               | d R                        | Negrára SiGN:                   | NAME OF TAXABLE PARTY.                            | F[nf] = [48[n2]=62=).<br>F[nf]=624=1      |                                   |      |
| HITEOM.           | -1      | Environment BREAK  | Transfer control to debugger  |                                 | Esyrja-s, Jugoja.                                | i R                        | 1 R Nor SKON source             |   | Hnl) = (Hn2)=67>4(n1)=65>,<br>Hn1)=62:6>( |                                   | 57.  |
| min15             | - 1     | Environment CALL   | Transfer control to operating system.   |                                 | from a francial                                  | R                          | MNinun                          |   | F[nt] = (F[nt]) = F[n2]; TF[n1]:          |                                   | 417: |
| ferre             | -1      | Synch frend  | Synchronizes threads  |                                 |  |                            |                                 |   | F[n2]                                     |                                   |      |
| ferre.i           | 1       | Synch Irott & Data   | Synchronizes writes to instruction<br>stream  |                                 |  | max.n, Chick.cl R. MAXieum |                                 | F[n] = iF[n1] > F[n2]) *F[n1] :<br>F[n2]          |   |                                   |      |
| 147               | U       | Jump & Link  | R[rd] = PC+4; PC = PC + (imm,16%)   |                                 | fan, s, faq, d                                   | R                          | Conquest Heat I                 |   | R[nt] = (P[nt]) = P[n2](?1:0)             |                                   |      |
| eir               | 1       | Jump & Link Register   | R[rd] = PC+4; $PC = R[rs1]+imm$   | 3)                              | filt.s.fit.d R Compare Flort Less Than           |                            | R[nt] = (F[nt] = F[n2]) ? 1 : 0 |   | 6   |                                   |      |
| Lb                | 1       | Load Byte  | R[rd] =   | 4)                              | flein, fleid                                     | R                          | Conputs Flori l                 | eso than or                                       |   | ( - Mn2) ? 1                      |      |
|                   |         |  | (565M[](7),M[R](s1]+(mm](7:0))  |                                 | felane, e, felane,                               | a R                        | Clumity Type                    |   | Hint] = class                             | Musili                            |      |
| Ibs.              | 1.1     | Load Byte Unsigned   | R[rd] = (56b0,M[R]rs1]+imm[(737))   |                                 |  |                            | 1/[m] = M[mi]                   |   |   |                                   |      |
| 1/1               | -1      | Load Doubleward  | R[rd] = M[R[rsi] + inru[i63:0)  |                                 | DW. a. s. 189. a. 0                              | R. More to Integer         |                                 | $\mathbb{R}[ \alpha ] \cong \mathbb{P}[ \alpha ]$ |   |                                   |      |
| Ib                | 1       | Load Halfword  | R[rd] =   | 4)                              | fertuald   | R                          | Cenvert from DP to SP           |   | P[rd] = single(P[rsl])                    |                                   |      |
|                   |         |  | [485M][(15),M[R[cs1]+iran](15:0)]   |                                 |  | Envision SP to DP          |                                 | F[rd]=doubletF[rd])                               |   |                                   |      |
| Ina               | 1       | Lead Halfword Unsigned   | $ Qrd  = \{4850, M[R]rc1\} + mm[(12.0)]$  |                                 | East, a.w., 1041-0-4 R. Convert from 3th Integer |                            | Find = floot(Rips (331:08)      |   |   |                                   |      |
| lui<br>lu         | 11      | Load Lipper Immediate  | R[rd] = [32bines<31>, imm, 12b0]  | 100                             | fout.a.i,fout.a.i                                |                            | Convert from 64                 |   | F[rd] = Those                             |                                   |      |
| 100               | 1       | Load Word  | R[rd] =<br> 32564[](31) <sub>6</sub> M[R[m1]+imm](310))   | 4)                              | fort, a.vo. fort. a.                             | we R                       | Convert from 33<br>Uneigned     |   | F[nt] = Float)                            |                                   |      |
| IMIL.             | . 1     | Load Word Unsigned   | R[rd] = (3250,M[R[rs1]+imm](310))   | 10                              | fevt.a.ln.fevt.d.                                | JE R                       | Convert from 64                 | 6 Int   | F[rd] = float                             | R[n1]63:00                        |      |
| UI                | R.      | (IR  | $R[rd] = R[rs1] \mid R[rs2]$  |                                 | fortes, suffert and                              | . D                        | Unsigned.                       | manager 1   | DIMESTON -                                | Date over Plant Dr.               |      |
| ori               | 1       | OR Introdute   | $R[rdj = R[rst] \mid inim$  |                                 |  |                            | Convert to 72h i                |   |   | integer(F)ml()                    |      |
| rts               | 8       | Store Byte   | M[R[cs1]+imet](7.0) = R[cs2](7.0)   |                                 | fost.l.s,fost.l.s                                |                            | Convert to 64b I                |   |   | integer(F)m1])                    |      |
| ad                | 8       | Store Doubleword   | M[R[rs1] = imm[r63:0] = R[rs2](r63:0)   |                                 | fort.ww.s,fort.wo                                |                            | Convert to 32b 1                |   |   |                                   |      |
| rb.               | 8       | Store Halfword   | MER[rs1]+imm[(35:0) = R[rs2](15:0)  |                                 | fortilgis, fortilg                               | ma B                       | Casvart to 64b )                | ta contineo                                       | schollovrit.                              | legades() lori ().                |      |
| elly silly        | R       | Shift Left (Word)  | $R[n0] = R[n1] \Leftrightarrow R[n2]$   | 1)                              | Ceremon measurement                              | erene an                   | oner service                    |   |   |                                   |      |
| willialliw.       | 1       | Shift Left Immediate (Word)  | $B[rd] = B[rs1] \Leftrightarrow imm$  | 13                              | CORE INSTRUCT                                    |                            |                                 | 19 33   | 14 12                                     | 11 7                              |      |
| s1.t.             | R       | Set Less Than  | R[nd] = (R[ns1] < R[n2]) ? 1   0  |                                 |  |                            |                                 | -   | fonet3                                    |                                   |      |
| elti.             | -1      | Set Less Than lenned are   | R[nl] = (R[nl] < ken)?1:0   |                                 | R fanc   |                            | 152                             | 751   | _   | 10                                | 90   |
| nitiu             | 1       | Set ~ Introdicte Unsigned  | $R[rd] = (R[rd] \le knm) ! 1 : 0$   | 25                              |  | mm[11:0                    |                                 | 783   | flanct3                                   | ni.                               | op   |
| with              | R       | Set Less Than Unsigned   | R[nl] = (R[nl] < R[nJ]) ? I : 0   | 2)                              | S imm(1  |                            | est                             | 65  | funct3                                    | inm[4:0]                          | - 00 |
| one, move         | R       | Shift Right Arithmetic<br>(Word)   | $R[nl] = R[nl] \Rightarrow R[n2]$   | 1.5)                            | SB   Inm[12]                                     | [10:5]                     | inan(31:12)                     | 765   | Timet3                                    | imm(4:1)1)                        | op   |
| eras,coasw.       | 1       | Shift Right Arith Iron<br>(Word)   | $\mathbb{R}[rd] = \mathbb{R}[rd] \gg imm$   | 1.5)                            | U  |                            | 12]                             |   | nt.                                       | op                                |      |
| erl, arly         |         | Shift Right (Word)   | $R[rd] = R[rs1] \gg R[rs2]$   | :35                             | Action to the second                             |                            | 23                              |   |   |                                   |      |
| erli, brile       | î       | Shift Right Immediate  | R[rd] = R[rst] >> inne  | 35                              | PSEUDO INSTRU<br>MNEMONIC                        | No.                        | AME                             |   | DESCRIPT                                  |                                   |      |
| national teachers | R       | (Worl)<br>SUBroct (Word)   | Stedi = Bloc11 - Bloc31   | - 91                            |  | raisch = a                 |                                 |   | PC+PC+ fine                               |                                   | by   |
| IOS, TODAY        |         |  | R[rd] = R[rs1] - R[rs2]<br>M(R[rs1]) = R[rs1] = R[rs2]  | - 3)                            |  | runch # s<br>buolute V     |                                 |   | PC=PC+(ine<br>(j<0) 2 -F[n)               |                                   | 10   |
| 00 E              | S.<br>R | Store Word<br>XOR  | M(R(cul)+ime((31:0) + R(cs2)(31:0))<br>R(cul) + R(cs2)(31:0)  |                                 |  | P Move                     |                                 | nd] = F[m)  | d-aix-elia                                | d'Abart.                          | 7    |
| est i             | 7       | XOR beneafate  | R[rd] = R[rs1] = R[rs2]<br>R[rd] = R[rs1] = leve  |                                 |  | P negate                   | H                               | rd] Flas  | 31  |                                   | #    |
|                   |         |  | R[nl] = R[nl] * into<br>ighteout 32 bits of a 64-bit registers  |                                 | - 3 Au   | ипр.                       | PC                              | = (imm, i   | 9/01                                      |                                   | 31   |
| 2) (200           | rotice  | comments management symmetric (in  | sates of 2's complements  |                                 |  | amp regis                  |                                 | - R[rsl]  |   |                                   | 20   |
| 3) The            | least.  | rignificant bit of the brunch as   | labour do Julir de van so 9   |                                 |  | and addre                  |                                 | ed] = addro                                       | 788                                       |                                   | 0.0  |
| 211 - 614-        | 1.1     | Control of the contro | and the safe factor of a different and the formation of   |                                 |  | and rem                    | - H)                            | nd - innn   |   |                                   |      |

DESCRIPTION USES [R[rs1]==0) PC=PC+ (inun, 18/8) peq R[rs1]!=0) PC=PC+(imm,150) la noe $rd[ = (F[rat] \times 0) ? - F[rat] : F[rat]$ Engrys fagnj rd] - -F[m]] francis - (imm, (90) C-R[rsl] [ed] = address Lond irem Ried] - ires eddi Move -Rindl = B[rs1] Nogate R[id] = -R[is1]sub. R[0] - R[0]No operation Riedi = -Riest] 3474 bit Return PC = RGII Ried] = (Ries1) == 00 7 1 : 0 84 (21 Set = agro #18:HI

Set at sero

ARITHMETIC CORE INSTRUCTION SET

PAIT NAME

NOTE

11

2)

11

1.2)

11

1)

71

2,7)

21

2)

2,7)

2.71

oncode

opcode

opcode

opcode opcide

opcode

R[sd] = {R[rs1]?=0|71:0

**RV64M Multiply Extension** 

MNEMONIC