
index: Final Project 線路架構圖


- PC: module reg32
- PCMUX: module mux2
- JMUX: module mux2
- PCADD: module add32
- InstrMem: module memory
- IF_ID: module IF_ID
- CTL: module control_pipeline
- Reg_File: module reg_file
- SignExt: module sign_extend
- ID_EX: module ID_EX
- CALMUX: module mux2 cal


- EX MEM: module EX MEM
- BRADD: module add32
- ALUMUX: module mux2
- RFMUX: module mux 5bit
- ALUCTL: module alu ctl
- alu: module ALU
- Shifter: module Shifter
- DataMem: module memory
- MEM_WB: module MEM_WB
- WRMUX: module mux2
- 整體架構圖
- 附錄: midterm project内容


PC: module reg32




en_reg: 除了reset, 其他都enable









InstrMem: module memory




IF_ID: module IF_ID




CTL: module control_pipeline




Reg_File: module reg_file







ID_EX: module ID_EX




CALMUX: module mux2_cal





EX_MEM: module EX_MEM





EX_MEM: module EX_MEM














alu: module ALU





Shifter: module Shifter




DataMem: module memory













附錄: midterm project内容






alu_1bit32th.v






Set(MSB, aka alu_1bit32th.v only)

ALU.v





Shifter.v

