架構圖總共有以下Part:

Part 1. ALU:

- full_adder.v
- alu_1bit.v
- alu_1bit32th.v
- ALU.v

Part 2. 乘法器:

- Multiplier.v
- HiLo.v

Part 3. 移位器:

- mux_2to1.v
- Shifter.v

Part 4. 輸入輸出:


- ALUControl.v
- MUX.v


Part 5. Total:

- TotalALU.v


Part 6. 測試檔:


- tb_ALU.v






alu_1bit32th.v






Set(MSB, aka alu_1bit32th.v only)


ALU.v






START Multiplier.v Multiplier0 = 1Multiplier0 = 0Test clk MPY0 1a. Add MCND to PROD dataA _ Place result in PROD dataB Multiplier.v dataOut signal-2. Shift MCND left 1 bit reset 2. Shift MPY right 1 bit Multiplicand(64bits) 32nd Shift Left Repitition? Multiplier(32bits) Shift Right ◀ LSB DONE 64-bit ALU Control Product(64bits) Write


HiLo.v




mux_2to1.v




Shifter.v




ALUControl.v



MUX.v



TotalALU.v



Midterm project架構圖 (testbench)

