## **DSD Final Project Scores (MIPS)**

1. Baseline (1) Area: (um²) 截圖:
(2) Total Simulation Time of given hasHazard testbench: (ns) 截圖:
(3) Area*Total Simulation Time: (um <sup>2</sup> * ns)
(4) Clock cycle for post-syn simulation (cycle in sdc, not cycle in testbench): (ns)
2. BrPred (1) Total execution cycles of given I_mem_BrPred: 截圖:
(2) Total execution cycles of given I_mem_hasHazard: 截圖:
(3) Synthesis area of BPU (Total area of BrPred minus baseline design, two design clock cycle need to be same): (um²)
3. L2 Cache (1) Average memory access time: (ns)
(2) Total execution time of given I_mem_L2Cache: (ns) 截圖:
<b>4. MultDiv</b> (1) Area of MultDiv (Total area of MultDiv minus baseline design, two design clock cycle need to be same): (um²)
(2) Total execution time of given I_mem_MultDiv: (ns)
(3) Clock cycle for post-syn simulation (cycle in sdc, not cycle in testbench): (ns)