### **ICNPG 2023**

Clase 14: SYCL

Comentarios sobre la clase 14: SYCL No subieron el power point a tiempo

SYCL es un lenguaje actual que sirve para cualquier placa gráfica. Tiene una estructura distinta a CUDA. Como CUDA C++, se trabaja con SYCL como una librería de C++.

Hay un cluster Intel DevCloud para programar. Solo hay que registrarse. Pero al usar las placas Intel no podemos usar CUDA C++, sino que tenemos que usar SYCL. Tmb hay otras librerías de alto nivel y librerías de CUDA C++ porteadas para que funcionen con Intel.

Tmb estpa Saturn Cloud que al inicio es gratis pero luego hay que pagar







### Application Workloads Need Diverse Hardware Vector Scalar Spatial Matrix Middleware & Frameworks **CPU GPU FPGA** Other accel. programming programming programming programming model model model models

**FPGA** 

**XPUs** 

Other accel.

**GPU** 

**CPU** 

## SYCL – Khronos standard for heterogeneous computing

### Template library specification

#### C++ with SYCL:


- Pick a device
  - Binds a queue
- Share data
  - · Unified shared memory (USM) or buffers
  - · Implicit and explicit data transfers
- Offload computation
  - Submit command groups to the queue
  - · Inorder and out-of-order (DAG) scheduling

# CUDA to SYCL dictionary

CUDA	SYCL		
Block	Work group		
Thread	Work item		
Grid	ND-range		
Kernel	Command group		
CUDA Stream	Queue		
Shared memory	Local memory		
Cooperative groups	Subgroups		
Unified memory	Unified shared memory(USM)		
Graphs	tf::syclflow in Taskflow		

# Simple SYCL program

```
#include <CL/sycl.hpp>
#include <array>
#include <iostream>
using namespace sycl;
int main() {
  constexpr int size=16;
  std::array<int, size> data;
  // Create queue on implementation-chosen default device
  queue Q;
                                                                  -Host
                                                                  code
  // Create buffer using host allocated "data" array
  buffer B { data };
  Q.submit([&](handler& h) {
    accessor A{B, h};
    h.parallel for(size , [=] (auto& idx)
                                                                 Device
        A[idx] = idx;
                                                                 code
        });
    });
  // Obtain access to buffer on the host
                                                                  Host
  // Will wait for device kernel to execute to generate data
  host accessor A{B};
                                                                  code
  for (int i = 0; i < size; i++)
    std::cout << "data[" << i << "] = " << A[i] << "\n";
  return 0;
```



#### Application Workloads Need Diverse Hardware

Middleware & Frameworks



PyTorch









**OpenVINO** 



Intel® oneAPI Product

Compatibility Tool

Languages

Libraries

Analysis & Debug Tools

Low-Level Hardware Interface








**FPGA** 

## SYCL is gaining traction



https://www.khronos.org/sycl/