ARM assembly language reference card

ARM assembly language reference card						
$\mathtt{MOV} cd\mathtt{S}$	reg, arg	copy argument ($S = set$	flags) Bcd	imm 2	branch to imm 2 words away	
$\mathtt{MVN}cd\mathtt{S}$	reg, arg	copy bitwise NOT of ar	-	imm 2	copy PC to LR, then branch	
$\mathtt{AND} cd\mathtt{S}$	reg, reg, arg	bitwise AND	$\mathbf{BX}cd$	reg	copy reg to PC	
$\mathtt{ORR} cd\mathtt{S}$	reg, reg, arg	bitwise OR	$\mathtt{SWI}\mathit{cd}$	imm_{24}	software interrupt	
$\mathtt{EOR} cd\mathtt{S}$	reg, reg, arg	bitwise exclusive-OR	$\mathtt{LDR} cd\mathtt{B}$	reg, mem	loads word/byte from memory	
$\mathtt{BIC} cd\mathtt{S}$	reg, reg_a, arg_b	bitwise reg_a AND (NO)	$\Gamma arg_b)$ STR cd B	reg, mem	stores word/byte to memory	
$\mathtt{ADD} cd\mathtt{S}$	reg, reg, arg	add	$\mathtt{LDM}cdum$	reg!, mreg	loads into multiple registers	
$\mathtt{SUB} cd\mathtt{S}$	reg, reg, arg	subtract	$\mathtt{STM}cdum$	reg!, mreg	stores multiple registers	
$\mathtt{RSB} cd\mathtt{S}$	reg, reg, arg	subtract reversed argum	ents $SWPcdB$	$reg_d, reg_m, [reg_n]$	copies reg_m to memory at reg_n ,	
$\mathtt{ADC} cd\mathtt{S}$	reg, reg, arg	add with carry flag			old value at address reg_n to reg_d	
$\mathtt{SBC} cd\mathtt{S}$	reg, reg, arg	subtract with carry flag				
$\mathtt{RSC} cd\mathtt{S}$	reg, reg, arg	reverse subtract with car				
$\mathtt{CMP}\mathit{cd}$	reg, arg	update flags based on su				
CMNcd	reg, arg	update flags based on ac				
$\mathtt{TST}cd$	reg, arg	update flags based on bi				
$\mathtt{TEQ}cd$	reg, arg	update flags based on bi				
$\mathtt{MUL} cd\mathtt{S}$	reg_d, reg_a, reg_a	1.0	0 - 1	ver 32 bits into reg_d		
		2 bits of $reg_a \cdot reg_b reg_c$ into reg_d				
			and reg_b , place 64-bit unsigned result into $\{reg_u, reg_b\}$			
			$reg_a \cdot reg_b \{reg_u, reg_b\} \text{ into } \{reg_u, reg_b\}$			
				oit signed result into {		
SMLALcd	S reg, reg_u, reg_u	eg_a, reg_b place signed reg_a	$eg_a \cdot reg_b \{reg_u\}$	$, reg \} into \{ reg_u, reg \}$	}	
reg: register			arg: right-hand argument			
R0 to R15 register according to number			$\#imm_8$ immediate (rotated into 8 bits)			
_			reg register			
LR register 14			reg, shift regis	ter shifted by distance		
PC	register 15		mem: memory a	ddress		
<i>um</i> : update mode $[reg, #\pm$					onstant	
	ement, starting fr	rom <i>reg</i>	$[reg, \pm reg]$	reg offset by va		
	ement, starting fr	~	[$reg_a, \pm reg_b, sh$		shifted variable reg_b	
DA decr	ement, starting fr	rom reg	[reg, $\#\pm imm_2$]	• - •	constant, then access memory	
	ement, starting fr	~	$[reg, \pm reg]!$		variable bytes, access memory	
			[$reg, \pm reg, shift$	reg, shift]! update reg by shifted variable, access memory		
cd: condition code			[reg],# $\pm imm$	access address	reg, then update reg by offset	
AL or omi	•		[reg], $\pm reg$	access address	reg, then update reg by variable	
EQ	equal (zer		[reg], \pm reg, shi	ft access address	reg, update reg by shifted variable	
NE	nonequal			shift distance	must be by constant	
CS	•	same as HS)	.1.:C1.:C · ·			
CC	carry clear	r (same as LO)	shift: shift regist	er value		

1	1	•	-	
shitt:	shift	register	val	111ϵ

minus

positive or zero

unsigned lower

unsigned higher

signed less than

signed greater than

unsigned higher or same

unsigned lower or same

signed less than or equal

signed greater than or equal

overflow set overflow clear

ΜI PL

VS

VC

 $^{\rm HS}$

LOΗI

LS

GE

LT

GT

 $_{
m LE}$

LSL # imm_5	shift left 0 to 31
LSR $\#imm_5$	logical shift right 1 to 32
ASR $\#imm_5$	arithmetic shift right 1 to 32
ROR # imm_5	rotate right 1 to 31
RRX	rotate carry bit into top bit
$\mathtt{LSL}\ reg$	shift left by register
LSR reg	logical shift right by register
ASR reg	arithmetic shift right by register
ROR reg	rotate right by register