A L U ARITHMETIC LOGIC UNIT

ELE0518

21. Jun 2019

COMPONENTES

BRUNO Matias de S.
LEVY Gabriel da S. G.
PEDRO Henrique de S. F. dos S.

Prof. CARLOS Yuri F. S.

SUMÁRIO

- Proposta do projeto;
- Máquina de estados;
- Discussão do código;
 - Entidade principal;
 - Componentes;
 - Sinais;
 - Funcionamento das


arquiteturas;

- Simulações;
- Desafios;
- Conclusões;


Proposta do projeto

Número mostrado pelo display	Operação
1	SOMA
2	SUBTRAÇÃO
3	COMPARAÇÃO (A>B, A <b a="B)</td" e="">
4	AND
5	OR
6	NOT
7	XOR
8	XNOR

Máquina de estados



Máquina de estados



Discussão do código

- Entidade principal;
- Componentes;
- Sinais;
- Arquiteturas.

Entidade principal (project3)

```
entity project3 is
    port(
         num in : in std logic vector (4 downto 0);
         b op : in std logic;
         b rst : in std logic;
         rst : in std logic;
         op in : in std logic vector (2 downto 0);
         s : buffer std logic vector (4 downto 0);
         csig : buffer std logic;
         clk in : in std logic;
         clk : buffer std logic;
         dis 0, dis 1, dis 2, dis 3, dis 4 : out std logic vector (6 downto 0)
    );
end project3;
```

Componente (ClockDiv)

```
component ClockDiv is
    port(
          clkIn : in std_logic;
          clkOut : out std_logic
    );
end component;
```

Componente (ALU)

```
component ALU is
   port(
       a : in std_logic_vector (4 downto 0);
       b : in std_logic_vector (4 downto 0);
            : in std_logic_vector (2 downto 0);
       show : in integer;
       s : out std_logic_vector (4 downto 0);
       csig : out std logic
   end component;
```

Componente (divider)

Componente (BCD27)

```
entity BCD27 is
    port(
        bcd: in std_logic_vector (3 downto 0);
        seg: out std_logic_vector (6 downto 0)
        );
end BCD27;
```

Sinais

project3

```
type state is (init, wait_a, wait_b, wait_o, unit);
signal actual_s, next_s: state;
signal a_temp, b_temp: std_logic_vector (4 downto 0) := "00000";
signal o_temp: std_logic_vector (2 downto 0) := "0000";
signal show: integer := 0;
signal d0, d1, d2, d3, d4: std_logic_vector (3 downto 0) := "0000";
```

Sinais

ALU

```
signal vta, vtb: std logic vector (5 downto 0) := "000000";
signal temp s, temp a, temp b : signed (5 downto 0) := "0000000";
divider
signal temp s, d1, d0: signed (4 downto 0) := "000000";
signal vta: std logic vector (4 downto 0) := "00000";
signal opt, optt: std logic vector (3 downto 0) := "0000";
ClockDiv
```

signal count : integer range 0 to 50000001;

- Insere-se cada variável (a, b, op);
- Em cada estado a variável show assume certo valor;
- As variáveis show e op são avaliadas:
 - O componente ALU avalia se deve fazer alguma operação e qual deve fazer;
 - O componente divider gera o código BCD para cada display de acordo com o que deve ser mostrado;
- O componente **BCD27** converte o código BCD oriundo do **divider** para o código dos displays de 7 segmentos.

```
ula: process (show)
   begin
    if (show=3) then
       vta(3 downto 0) <= a(3 downto 0);
       vtb(3 downto 0) <= b(3 downto 0);
        if (a(4)='1') then
           temp a <= signed(not vta)+1;</pre>
        else
           temp a <= signed(vta);</pre>
        end if:
```

```
if (b(4)='1') then
    temp_b <= signed(not vtb)+1;
else
    temp_b <= signed(vtb);
end if;

temp_a(5) <= a(4);
temp_b(5) <= b(4);</pre>
```

```
case o is
when "000" => -- soma
    temp_s <= temp_a + temp_b;
    s <= std_logic_vector(temp_s(4 downto 0));
    csig <= temp_s(5);
when "001" => -- subtracao
    temp_s <= temp_a - temp_b;
    s <= std_logic_vector(temp_s(4 downto 0));
    csig <= temp_s(5);</pre>
```

```
when "010" => -- comparacao
   if(temp_a>temp_b) then
        s <= "00100"; -- maior
   elsif(temp_a=temp_b) then
        s <= "00010"; -- igual
   else
        s <= "00001"; -- menor
   end if;</pre>
```

```
when "011" => -- and
      s <= a and b;
   when "100" => -- or
      s <= a or b;
   when "101" => -- not
      s <= not a;
   when "110" => -- xor
      s <= a xor b;
   when "111" => -- xnor
       s <= a xnor b;
end case;
```

```
else
     s <= "00000";
     csig <= '0';
end if;
end process ula;</pre>
```


```
procALU : ALU port map (a_temp, b_temp, o_temp, show, s, csig);
display : divider port map (a, show, csig, op_in, s, d0, d1, d2, d3, d4);
p_disp4 : BCD27 port map (d4, dis_4);
p_disp3 : BCD27 port map (d3, dis_3);
p_disp2 : BCD27 port map (d2, dis_2);
p_disp1 : BCD27 port map (d1, dis_1);
p_disp0 : BCD27 port map (d0, dis_0);
```


```
procALU : ALU port map (a_temp, b_temp, o_temp, show, s, csig);
display : divider port map (a, show, csig, op_in, s, d0, d1, d2, d3, d4);
p_disp4 : BCD27 port map (d4, dis_4);
p_disp3 : BCD27 port map (d3, dis_3);
p_disp2 : BCD27 port map (d2, dis_2);
p_disp1 : BCD27 port map (d1, dis_1);
p_disp0 : BCD27 port map (d0, dis_0);
```





Simulações


- Soma;
- Maior, menor ou igual;
- XNOR.










































Desafios



Conclusões 160

Referências

- ABNT, Associação Brasileira de Normas Técnicas. NBR 10719 Apresentação de relatórios técnico-científicos. Rio de Janeiro: ABNT, Copyright © 1989.
- MARCONI, Marina de A. & LAKATOS, Eva M. **Fundamentos de metodologia científica**. 5 ed. Editora Atlas. São Paulo, 2003.
- Slide e anotações da Aula. Linguagem de Descrição de Hardware. Professor: Carlos Yuri Ferreira Silva.
- TOCCI, Ronald J. Digital Systems: principles and applications. 11 ed. Pearson Education India, 1991.
- VAHID, Frank. Sistemas Digitais: Projetos, Otimização e HDLs. 1 ed. Editora Bookman, 2008.