

z_u
t
Δt
c
Patchify
Condition Embedding
Patch Embedding
Learnable Patch Type Embedding
FDiT Blocks (×L)
FDiT Block 1
FDiT Block 2
FDiT Block L
Final Layer (Zero-init)
$W = 0, b = 0$
$\hat{z}_u$
Input Tokens
Conditioning
RMSNorm
MLP
Scale, Shift
γ_1, β_1
Q
K
V
QKNorm
RoPE
Multi-head Attention
Gate
α_1
RMSNorm
Scale, Shift
γ_2, β_2
SiLU
Gate
α_2
Output Tokens
Conditioning