


Homework 1

Due Day: 11/13

Consider a system consisting of 4 input ports and 1 output port as shown below.



In the system, the 4 input ports are denoted by A, B, C and S, respectively. Let $A=\{A_3,A_2,A_1,A_0\}$, $B=\{B_3,B_2,B_1,B_0\}$, $C=\{C_3,C_2,C_1,C_0\}$, and $S=\{S_1,S_0\}$. The output port is denoted by $Y=\{Y_3,Y_2,Y_1,Y_0\}$. The input port S determines the mode of the operations. There are 4 modes in the system. The following table shows the operations of each mode.

Mode	Operations
Mode 1 ($S=\{S_1,S_0\}=\{0,0\}$)	$Y_i=A_i \text{ OR } B_i, i=3,2,1,0.$
Mode 2 ($S=\{S_1,S_0\}=\{0,1\}$)	$Y= \max\{A,B,C\}$
Mode 3 ($S=\{S_1,S_0\}=\{1,0\}$)	$Y= A*B$
Mode 4 ($S=\{S_1,S_0\}=\{1,1\}$)	$Y=A+C$

For modes 2, 3 and 4, inputs A, B, and C are treated as unsigned integers.

Write a VHDL code to implement the system using Quartus II. Your project report should include the following items.

1. the Quartus II project file containing the VHDL code of the system,
2. the word files containing the simulation results and the corresponding discussions.

Hint: Please use data type UNSIGNED for signals A, B, C, S and Y.

Reference output:

(此結果僅為參考範例，同學的輸入輸出可能與下圖不同。)

