Weekly Report

Ting Wang

Feb 10, 2018

Week 5

Summary:

This week, I paid less attention to the capstone project, because of the midterm. Thus, I just solve the problems of last week. I sent the email to sponsor, Ataur and asked my problems of last term. He answered my questions clearly. To sum up, Ataur asked me keep reporting the 1st one detailed report.

Data:

I put one counter in my code and make it meet the requirement of Ataur.

```
from tkinter import *
import re
def detail report window(report):
   root = Tk()
   root.title('Detail Timing Report')
   root.geometry('800x600')
   atext=Text(root,width='600', height='600',bg='yellow')
   atext.insert(INSERT, report)
   atext.pack()
def match_detail(path1,path2,path_group):
   QOR report=open(path1).read()
   Detailed QOR report=open(path2).read()
    for str in QOR report.split('\n\n'):
        if re.search(path group ,str, re.M|re.I):
            fact=re.search(r'Critical Path Slack:(.*)',str,re.M|re.I)
            slack=fact.group(1)
            for str in Detailed_QOR_report.split('\n\n'):
                if re.search(r'Path Group: '+path_group, str, re.M|re.I):
                    if re.search(r'slack.*'+slack,str,re.M|re.I):
                            detail = re.search(r'Startpoint:.*slack.*\d', str, re.M|re.I|re.S|re.DOTALL)
                            detail_report_window(detail.group())
Detailed_QOR_report_path="C:/Users/Ting_Wang/Desktop/tool/QORs_Detailed_Timing_Report.txt"
QOR report path="C:/Users/Ting Wang/Desktop/tool/QOR Report File.txt"
Path Group=input("Path Group: ")
match_detail(QOR_report_path, Detailed_QOR_report_path, Path_Group)
```

When I typed in "inputs", the previous result:

| Q [| Ø De | De | 0 | 0 | 0 | 0 | 0 | 0 | Ø D | | _ |
|------------|-------|-------|------------|----------|----------|--------|------|----------------|-----------------|--|--------------------|
| Star | Start | Start | Star | Star | Star | Star | Co. | Star | Star | Startpoint: wdata[2] (input port clocked by wclk) | |
| En | End | Endr | Er | En | En | Fn | Sta: | Er | En | Endpoint: fifomem/mem reg[2][2] | |
| | | | | | | | E | | LII | (rising edge-triggered flip-flop clocked by wclk) | |
| Pa | Pat | Path | Pa | Pa | Pa | Pa | P. | Pa | Par | Path Group: INPUTS | |
| Pa | Pat | Path | Pa | Pa | Pa | | | | | | |
| | | | | | | | - | | | | |
| De | Des | Des/ | De | | | De | De | De | De: | Des/Clust/Port Wire Load Model Library | |
| | | | | fi | | | | | | | |
| fi | fif | fifo | | fi | | | £ | fi | fi | fifol 8000 saed32rvt_fflp16v125c | |
| fi | fif | fifo | fi | fi | fi | fi | Ŧ. | fi | fi | fifomem_DATASIZE4_ADDRSIZE2 | |
| | | | | | | | - | | | ForQA saed32rvt_ff1p16v125c | |
| Po | Poi | Poir | | | | | | | | | |
| | | POII | Pc | | Po | Po | P | Po | Po: | Point Cap Trans Incr | Path |
| cl | clo | cloc | c1 | cl | cl | c1 | | | | | |
| cl | clo | cloc | | CI | c1 | | | c1 | cl | clock wclk (rise edge) 0.000 clock network delay (ideal) 0.000 | 0.000 |
| in | inp | inpi | | | in | | c. | c1 | cl | 11111 | 0.000 0.100 r |
| wd | wda | wdat | | 111 | un wd | | | | in | | 0.100 r 0.100 r |
| fi | fif | fife | | wa. | fi | wc | | | | | 0.100 r 0.100 r |
| fi | fif | fife | | | fi | | | | fi: | | 0.100 r 0.296 r |
| fi | fif | fife | | fi | fi | | - | | fi | | 0.326 r |
| fi | fif | fife | | | fi | | | fi | fi | fifomem/mem reg[2][2]/D (DFFX1) 0.734 0.025 0.031 | 0.326 r |
| da | dat | data | | | | | | da | fi | data arrival time | 0.338 |
| | | | ac | au | ua | da | di | aa | da ⁻ | data allival time | 0.550 |
| cl | clo | clo | c1 | c1 | c1 | cl | | c1 | cl | clock wclk (rise edge) 1.000 | 1.000 |
| cl | clo | cloc | | cl cl | cl | cl | | | cl | | 1.000 |
| fi | fif | fifo | fi | fi | fi | fi | | cl fi li | fi | fifomem/mem reg[2][2]/CLK (DFFX1) 0.000 | 1.000 r |
| li | lib | libı | 11 | li | 11 | 11 | | 11 | 111 | library setup time -0.019 | 0.981 |
| da | dat | data | da | da | da | | d. | | | data required time | 0.981 |
| | | | da | da | | CCC | u | - | | | |
| da | | data | | da | | da | | da | da | data required time | 0.981 |
| da | | data | dē | | da | da | | | | | -0.338 |
| | | | | | | | | | | | |
| sl | sla | slac | s 1 | sl | sl | sl | s | s1 | sl | slack (MET) | 0.643 |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |

There are more than one detailed reports here.

Now, after I changed my code, there is only one detailed report left.

Startpoint: wdata[0] (input port clocked by wclk) Endpoint: fifomem/mem_reg[0][0] (rising edge-triggered flip-flop clocked by wclk) Path Group: INPUTS Path Type: max Des/Clust/Port Wire Load Model Library
 fifol
 8000
 saed32rvt_fflp16v125c

 fifomem_DATASIZE4_ADDRSIZE2
 ForQA
 saed32rvt_fflp16v125c
 fifol 8000 Cap Trans Incr Path Point

 clock wclk (rise edge)
 0.000
 0.000

 clock network delay (ideal)
 0.000
 0.000

 input external delay
 0.100
 0.100 r

 wdata[0] (in)
 1.879
 0.000
 0.000
 0.100 r

 fifomem/wdata[0] (fifomem_DATASIZE4_ADDRSIZE2)
 0.000
 0.100 r
 0.100 r
 0.100 r
 0.100 r
 0.100 r
 0.000
 0.100 r
 0.100 r
 0.000 r
 0.0 data arrival time 0.338 1.000 1.000 0.000 1.000 0.000 1.000 r -0.019 0.981 clock wclk (rise edge) clock network delay (ideal) fifomem/mem_reg[0][0]/CLK (DFFX1) library setup time data required time 0.981

- 🗆 X

0.981

-0.338

0.643

Next Week:

slack (MET)

data required time

data arrival time

Detail Timing Report

I may mainly focus on my midterm and maybe spend less time on capstone.