

Lab 5  
Alien Calculator

Group G  
Chang, Philbert (013179257)  
Hua, Russell (013184015)  
Thai, Paul (014760252)

ECE 3300L.01  
Professor Aly

07/17/2021


## Problem



Create a calculator that adds, subtracts, or multiplies two signed values using two displays for the input values and three displays for the output values. Five switches are used for each value and two for selecting the desired operation.

## Code Detail

The main block of the code is written within an if statement that sequentially refreshes each seven-segment display. The input seven-segment displays are driven using a case statement that converts switch inputs to bcd and outputs it to the display. The calculations are handled outside of the refresh if statement, and the output is initialized to 0. In order to determine negative or positive output, an if statement is used that compares the output to 0.

## Code Flowchart





## Results

```
1  *timescale 1ns / 1ps
2  // Company:
3  // Engineer:
4  //
5  // Create Date: 07/15/2021 01:48:24 PM
6  // Design Name:
7  // Module Name: portA
8  // Project Name:
9  // Target Devices:
10 // Tool Versions:
11 // Description:
12 //
13 // Dependencies:
14 //
15 // Revision:
16 // Revision 0.01 - File Created
17 // Additional Comments:
18 //
19 //
20 //
21
22
23 module portA #(parameter MAX_COUNT = (1666666)-1, MAX_INNER_COUNT = MAX_COUNT/32) (
24     input [11:0] SW, // SW[3:0] is port a, SW[4] is port as, SW[8:5] is port b, SW[9] is port bs, swtich 10 and 11 are SW[14] and SW[15] respectively (for arithmetic)
25     input mclk,
26     output reg [6:0] a_to_g,
27     output reg [7:0] AN
28 );
29     reg [26:0] counter = 0;
30     reg [26:0] innerCounter = 0;
31     reg [2:0] displayFlag = 0;
32
33     reg signed [4:0] temp1 = 0;
34     reg signed [4:0] temp2 = 0;
35     reg signed [4:0] sign1 = 0;
36     reg signed [4:0] sign2 = 0;
37
38     reg check=0;
39
40     reg signed [8:0] out = 0;
41
42     reg [3:0] hold_low = 0;
43     reg [3:0] hold_high =0;
44
```

*Figure 1: Verilog Code [P1]*

```

46 always@(posedge mclk)
47 :
48 : // counts up to the start of refresh period of MAX_COUNT
49 : if (counter == MAX_COUNT) begin
50 :     // true, start refreshing the displays, one by one with a delay of MAX_INNER_COUNT
51 :     if (innerCounter == MAX_INNER_COUNT) begin
52 :         /*
53 :         if the left most display is only on, then the case statement
54 :         is ending with the last case before the refresh so the inner
55 :         counter should be reset to give time for the other cases
56 :         */
57 :
58 :         if (displayFlag < 7) begin
59 :             case (displayFlag)
60 :             0: begin
61 :                 AN = 8'b11111110;
62 :                 case(SW[3:0])
63 :                 4'd0:begin a_to_g = 7'b0000001;
64 :                     templ = 4'd0; end
65 :                 4'd1:begin a_to_g = 7'b1001111;
66 :                     templ = 4'd1; end
67 :                 4'd2:begin a_to_g = 7'b0010010;
68 :                     templ = 4'd2; end
69 :                 4'd3:begin a_to_g = 7'b0000110;
70 :                     templ = 4'd3; end
71 :                 4'd4:begin a_to_g = 7'b1001100;
72 :                     templ = 4'd4; end
73 :                 4'd5:begin a_to_g = 7'b0100100;
74 :                     templ = 4'd5; end
75 :                 4'd6:begin a_to_g = 7'b0100000;
76 :                     templ = 4'd6; end
77 :                 4'd7:begin a_to_g = 7'b0001111;
78 :                     templ = 4'd7; end
79 :                 4'd8:begin a_to_g = 7'b0000000;
80 :                     templ = 4'd8; end
81 :                 4'd9:begin a_to_g = 7'b0000100;
82 :                     templ = 4'd9; end
83 :                 default: a_to_g = 7'b0000100;
84 :             endcase
85 :             end
86 :             1: begin
87 :                 AN = 8'b11111101;
88 :                 case(SW[4])
89 :                 0:begin a_to_g = 7'b1001110;
90 :                     signl <= -1;
91 :                     end
92 :                 1:begin a_to_g = 7'b0110010;
93 :                     signl <= 1;
94 :                     end
95 :                 endcase
96 :             end

```

Figure 2: Verilog Code [P2]

```

97  ⬇
98  ⬇
99  ⬇
100 ⬇
101 ⬇
102 ⬇
103 ⬇
104 ⬇
105 ⬇
106 ⬇
107 ⬇
108 ⬇
109 ⬇
110 ⬇
111 ⬇
112 ⬇
113 ⬇
114 ⬇
115 ⬇
116 ⬇
117 ⬇
118 ⬇
119 ⬇
120 ⬇
121 ⬇
122 ⬇
123 ⬇
124 ⬇
125 ⬇
126 ⬇
127 ⬇
128 ⬇
129 ⬇
130 ⬇
131 ⬇
132 ⬇
133 ⬇
134 ⬇
135 ⬇
136 ⬇
137 ⬇
138 ⬇
139 ⬇
140 ⬇
141 ⬇
142 ⬇
143 ⬇
144 ⬇
145 ⬇
146 ⬇
147 ⬇

2: begin
    AN = 8'b11111011;
    case(SW[8:5])
        4'd0:begin a_to_g = 7'b0000001;
                temp2 = 4'd0; end
        4'd1:begin a_to_g = 7'b1001111;
                temp2 = 4'd1; end
        4'd2:begin a_to_g = 7'b0010010;
                temp2 = 4'd2; end
        4'd3:begin a_to_g = 7'b0000110;
                temp2 = 4'd3; end
        4'd4:begin a_to_g = 7'b1001100;
                temp2 = 4'd4; end
        4'd5:begin a_to_g = 7'b0100100;
                temp2 = 4'd5; end
        4'd6:begin a_to_g = 7'b0100000;
                temp2 = 4'd6; end
        4'd7:begin a_to_g = 7'b0001111;
                temp2 = 4'd7; end
        4'd8:begin a_to_g = 7'b0000000;
                temp2 = 4'd8; end
        4'd9:begin a_to_g = 7'b0000100;
                temp2 = 4'd9; end
        default: a_to_g = 7'b0000100;
    endcase
end
3: begin
    AN = 8'b11110111;
    case(SW[9])
        0:begin a_to_g = 7'b1001110;
                sign2 <= -1;
                end
        1:begin a_to_g = 7'b0110010;
                sign2 <= 1;
                end
    endcase
end
4: begin
    AN = 8'b11011111;
    case(hold_low)
        4'd0: a_to_g = 7'b0000001;
        4'd1: a_to_g = 7'b1001111;
        4'd2: a_to_g = 7'b0010010;
        4'd3: a_to_g = 7'b0000110;
        4'd4: a_to_g = 7'b1001100;
        4'd5: a_to_g = 7'b0100100;
        4'd6: a_to_g = 7'b0100000;
        4'd7: a_to_g = 7'b0001111;
        4'd8: a_to_g = 7'b0000000;
        4'd9: a_to_g = 7'b0000100;
        default: a to g = 7'b1111110;
    endcase
end

```

Figure 3: Verilog Code [P3]

```

148     endcase
149     end
150 5: begin
151     AN = 8'b10111111;
152     case(hold_high)
153     4'd0: a_to_g = 7'b0000001;
154     4'd1: a_to_g = 7'b1001111;
155     4'd2: a_to_g = 7'b0010010;
156     4'd3: a_to_g = 7'b0000110;
157     4'd4: a_to_g = 7'b1001100;
158     4'd5: a_to_g = 7'b0100100;
159     4'd6: a_to_g = 7'b0100000;
160     4'd7: a_to_g = 7'b0001111;
161     4'd8: a_to_g = 7'b0000000;
162     4'd9: a_to_g = 7'b0000100;
163     default: a_to_g = 7'b1111110;
164     endcase
165     end
166 6: begin
167     AN = 8'b01111111;
168     case (check)
169     0: a_to_g = 7'b0110010;
170     1: a_to_g = 7'b1001110;
171     endcase
172     end
173     end
174     //end
175
176     endcase
177
178     displayFlag = displayFlag + 1;
179     innerCounter = 0;
180 end
181
182 else begin //if greater than 4, reset everything
183     displayFlag = 0;
184     innerCounter = 0;
185     counter = 0;
186     displayFlag = 0;
187     AN = 8'b11111111;
188 end
189
190 //Calculating
191
192 if (SW[11]==0 & SW[10]==0) begin //addition
193     out = (templ*sign1) + (temp2*sign2);
194 end
195 else if (SW[11]==0 & SW[10]==1) begin //subtration
196     out = (templ*sign1) - (temp2*sign2);
197 end
198 else if (SW[11]==1 & SW[10]==0) begin //multiplication

```

*Figure 4: Verilog Code [P4]*

```

198     else if (SW[11]==1 & SW[10]==0) begin //multiplication
199         out = (templ*sign1) * (temp2*sign2);
200     end
201
202
203     if (out <= 0) begin
204         // set to positive and set check (sign)
205         check = 1;
206         hold_high = (out*-1) / 10;           //set the high and lower bits
207         hold_low = (out*-1) % 10;
208     end
209     else if(out >= 0) begin
210         check = 0;
211         hold_high = out / 10;               //set the high and lower bits
212         hold_low = out % 10;
213     end
214
215
216
217
218     end
219     //if not max inner_counter, increment
220     else begin
221         innerCounter = innerCounter + 1;
222     end
223 end //end of inner counter
224 //if not max counter, increment
225 else begin
226     counter = counter + 1;
227 end//end of counter
228
229
230
231 endmodule
232

```

Figure 5: Verilog Code [P5]

Hierarchy						
Name	Slice LUTs (63400)	Slice Registers (126800)	Slice (15850)	LUT as Logic (63400)	Bonded IOB (210)	BUFGCTRL (32)
portA	1063	103	330	1063	28	1

Figure 6: Report Utilization






Figure 7: FPGA Adding Positive and Negative Number





Figure 8: FPGA Subtracting Two Negative Numbers



*Figure 9: FPGA Multiplying Two Negative Numbers*

## Discussion

There was a small issue where splitting our ones and tens digits in order to display them on the seven-segment caused our refresh loop to slow down. This caused a small bit of flickering on the seven-segment displays. However, this was fixed by doubling the refresh rate of our seven-segment displays. The number of LUTs used is a little bit concerning but could be fixed with some code optimizations. This could be in the form of figuring out a way to create a module whose only purpose is to convert to BCD from binary. Overall, the calculator works and all the major bugs were fixed.

## Conclusion

This lab proved to be a worth adversary. It finally worked in the end when we encased the display of the high and low values in an if statement. The clock and the display took the longest to figure out, and then it was the sign values. Overall, we learned a lot of things that we could do and couldn't do, but our main takeaway was creating a counter that would refresh so that we could display all the seven-segment display.

## Work Distribution

Russell: Code, testbench, debugging, video and report

Philbert: Code, video, debugging, and lab report

Paul: Code, video, debugging, and lab report.

