Lab 5 Alien Calculator

Group G

Chang, Philbert (013179257)

Hua, Russell (013184015)

Thai, Paul (014760252)

ECE 3300L.01

Professor Aly

07/17/2021


Problem


Create a calculator that adds, subtracts, or multiplies two signed values using two displays for the input values and three displays for the output values. Five switches are used for each signed value and two for selecting the desired operation.


Code Detail

The main block of the code is written within an if statement that sequentially refreshes each seven-segment display. The input seven-segment displays are driven using a case statement that converts switch inputs to bcd and outputs it to the display. The calculations are handled outside of the refresh if statement, and the output is initialized to 0. In order to determine negative or positive output, an if statement is used that compares the output to 0.

Code Flowchart







Results

Figure 1: Verilog Code [P1]

```
always@(posedge mclk)
              // counts up to the start of refresh period of MAX_COUNT
                    if (counter == MAX_COUNT) begin
                           // true, start refreshing the displays, one by one with a delay of MAX INNER COUNT
                           if (innerCounter == MAX_INNER_COUNT) begin
                                if the left most display is only on, then the case statement is ending with the last case before the refresh so the inner counter should be reset to give time for the other cases
                                if (displayFlag < 7) begin
                                      case (displayFlag)
                                      0: begin
AN = 8'b11111110;
62 ♥
63 ♥
                                            case(SW[3:0])
                                                 4'd2:begin a_to_g = 7'b0010010;
templ = 4'd2; end
                                                  4'd3:begin a_to_g = 7'b0000110;
templ = 4'd3; end
4'd4:begin a_to_g = 7'b1001100;
                                                                   temp1 = 4'd4; end
                                                  4'd5:begin a_to_g = 7'b010
                                                 a'ds:begin a_to_g = 7'b01000;

templ = 4'd5; end

4'd6:begin a_to_g = 7'b0100000;

templ = 4'd6; end

4'd7:begin a_to_g = 7'b0001111;

templ = 4'd7; end
                                                 4'd8:begin a_to_g = 7'b00000000;

templ = 4'd8; end

4'd9:begin a_to_g = 7'b0000100;

templ = 4'd9; end
                                                  default: a_to_g = 7'b0000100;
                                            endcase
                                            end
                                      1: begin
                                            AN = 8'b11111101;
                                            case(SW[4])
   0:begin a_to_g = 7'b1001110;
                                                             sign1 <= -1;
                                                              end
92 P
93 :
94 A
95 A
96 A
                                                 1:begin a_to_g = 7'b0110010;
sign1 <= 1;
                                            endcase
```

Figure 2: Verilog Code [P2]

```
97 🖨
                          2: begin
                              AN = 8'b11111011;
98
99 🖨
                               case(SW[8:5])
100 🖨
                                   4'd0:begin a_to_g = 7'b00000001;
101 🖨
                                              temp2 = 4'd0; end
102 🖨
                                   4'dl:begin a_to_g = 7'b1001111;
                                              temp2 = 4'd1; end
104 🖨
                                   4'd2:begin a_to_g = 7'b0010010;
                                              temp2 = 4'd2; end
105 🖨
                                   4'd3:begin a_to_g = 7'b0000110;
106 🖨
                                              temp2 = 4'd3; end
107 🖨
                                   4'd4:begin a_to_g = 7'b1001100;
108 🗇
                                               temp2 = 4'd4; end
109 🖨
110 🖯
                                   4'd5:begin a_to_g = 7'b0100100;
111 🖨
                                               temp2 = 4'd5; end
112 🗑
                                   4'd6:begin a_to_g = 7'b01000000;
                                               temp2 = 4'd6; end
114 ⊖
                                   4'd7:begin a_to_g = 7'b0001111;
                                               temp2 = 4'd7; end
115 🖨
116 🖨
                                   4'd8:begin a_to_g = 7'b00000000;
                                               temp2 = 4'd8; end
117 🚊
                                   4'd9:begin a_to_g = 7'b0000100;
temp2 = 4'd9; end
118 🖨
119 🗀
120
                                   default: a_to_g = 7'b0000100;
121 🗀
122 🖨
                               end
123 🖨
                          3: begin
124
                               AN = 8'b11110111;
125 🖨
                               case(SW[9])
                                   0:begin a_to_g = 7'b1001110;
126 🖯
127
                                           sign2 <= -1;
128 🖨
                                           end
129 👨
                                   1:begin a_to_g = 7'b0110010;
130
                                           sign2 <= 1;
131 🖨
                                           end
132 🖨
                                   endcase
133 🖨
                              end
134 🖨
                           4: begin
                               AN = 8'b11011111;
135
136 🖨
                               case (hold_low)
                                   4'd0: a_to_g = 7'b00000001;
137
                                   4'dl: a_to_g = 7'b1001111;
138
                                   4'd2: a_to_g = 7'b0010010;
139
140
                                   4'd3: a_to_g = 7'b00000110;
141
                                   4'd4: a_to_g = 7'b1001100;
142
                                   4'd5: a_to_g = 7'b0100100;
                                   4'd6: a_to_g = 7'b0100000;
143
                                   4'd7: a_to_g = 7'b0001111;
144
                                   4'd8: a_to_g = 7'b00000000;
145
                                   4'd9: a_to_g = 7'b0000100;
146
                                   default: a to q = 7'blllllll0;
147
```

Figure 3: Verilog Code [P3]

```
148 🖨
                               endcase
149 🖨
                               end
150 👨
                           5: begin
151
                               AN = 8'b10111111;
152 🖨
                               case(hold_high)
153
                                  4'd0: a_to_g = 7'b00000001;
                                  4'd1: a_to_g = 7'b10010111;
4'd2: a_to_g = 7'b0010010;
154
155
                                  4'd3: a_to_g = 7'b0000010;
4'd4: a_to_g = 7'b1001100;
156
157
158
                                   4'd5: a_to_g = 7'b0100100;
159
                                   4'd6: a_to_g = 7'b0100000;
                                   4'd7: a_to_g = 7'b0001111;
161
                                   4'd8: a_to_g = 7'b00000000;
162
                                   4'd9: a_to_g = 7'b0000100;
163
                                  default: a_to_g = 7'b11111110;
164 🖨
                               endcase
165 🖨
                               end
                          6: begin
166 👨
                                  AN = 8'b01111111;
167
168 🖯
                                   case (check)
                                      0: a_to_g = 7'b0110010;
169
170
                                     1: a_to_g = 7'b1001110;
171 🖨
172
173 🖨
                                  end
174
                               //end
175
176 🖨
                           endcase
177
178
                           displayFlag = displayFlag + 1;
179
                          innerCounter = 0;
180 🖨
181
182 🖯
                      else begin //if greater than 4, reset everything
183
                        displayFlag = 0;
184
                           innerCounter = 0;
185
                           counter = 0;
186
                          displayFlag = 0;
                          AN = 8'b11111111;
187
188 🖨
                      end
189
190
                  //Calculating
191
192 🖨
                  if (SW[11]==0 & SW[10]==0) begin
                                                        //addition
                      out = (temp1*sign1) + (temp2*sign2);
194 🖨
195 🖨
                   else if (SW[11]==0 & SW[10]==1) begin //subtration
196
                      out = (temp1*sign1) - (temp2*sign2);
197 🖨
198 🖨
                  else if (SW[11]==1 \& SW[10]==0) begin //multiplication
```

Figure 4: Verilog Code [P4]

```
198 🖯
                 else if (SW[11]==1 & SW[10]==0) begin //multiplication
199
                     out = (temp1*sign1) * (temp2*sign2);
200 🖨
                 end
201
202
203 🖯
                 if (out <= 0) begin
204
                      // set to positive and set check (sign)
                     check = 1;
205
                     hold_high = (out*-1) / 10;
hold_low = (out*-1) % 10;
206
                                                                //set the high and lower bits
207
208 🖨
                 end
                 else if(out >= 0) begin
210
                     check = 0;
211
                     hold_high = out / 10;
                                                           //set the high and lower bits
                     hold_low = out % 10;
213 🖨
214
215
216
217
218 🖨
                 //if not max inner_counter, increment
219
220 🖨
                     else begin
221
                        innerCounter = innerCounter + 1;
222 🖨
                    end
223 🖨
              end //end of inner counter
                //if not max counter, increment
224
225 🖨
              else begin
226
                    counter = counter + 1;
227 🖨
          end//end of counter
229
230
231 endmodule
232
```

Figure 5: Verilog Code [P5]




Figure 6: Report Utilization




Figure 7: FPGA Adding Positive and Negative Number




Figure 8: FPGA Subtracting Two Negative Numbers



Figure 9: FPGA Multiplying Two Negative Numbers

Discussion

There was a small issue where splitting our ones and tens digits in order to display them on the seven-segment caused our refresh loop to slow down. This caused a small bit of flickering on the seven-segment displays. However, this was fixed by doubling the refresh rate of our seven-segment displays. The number of LUTs used is a little bit concerning but could be fixed with some code optimizations. This could be in the form of figuring out a way to create a module whose only purpose is to convert to BCD from binary. Overall, the calculator works and all the major bugs were fixed.

Conclusion

This lab proved to be a worth adversary. It finally worked in the end when we encased the display of the high and low values in an if statement. The clock and the display took the longest to figure out, and then it was the sign values. Overall, we learned a lot of things that we could do and couldn't do, but our main takeaway was creating a counter that would refresh so that we could display all the seven-segment display.

Work Distribution

Russell: Code, testbench, debugging, video and report

Philbert: Code, video, debugging, and lab report

Paul: Code, video, debugging, and lab report.