Lab 1 Four Bit Two-to-One Multiplexer

Group G
Chang, Philbert (013179257)
Hua, Russell (013184015)

Thai, Paul (014760252)

ECE 3300L.01

Professor Aly

06/17/2021

Problem

Create a two-to-one multiplexer that takes 2 four-bit inputs and uses 1 select pin to output one of the four-bit inputs.

Code Detail

The main goal is to choose what input is shown based on what the select is set to. We decided to create structural modeling and behavioral modeling implementations to see if there are any differences.


Behavioral Modeling:

This method uses a switch case statement to assign the input to the output. If the case s (for select) is 0, then assign the output to the first input: a. If s is 1, then assign the output to the second input: b. Inputs A and B use 4 bits as is output C. The resulting code is only a few lines and is quite simple.

Structural Modeling:

In this method, we used a schematic of a basic one-bit 2-to-1 mux developed using logic gates. We start by writing the verilog code for the one-bit 2-to-1 mux in the module named "mux2to1". After completing that module, we created a new module named "mux2to1_4bit", which can be seen in Figure 1 in the results. We create a four-bit input and output by instantiating an array of size 4, then assigning each location in the array to 4 different one-bit 2-to-1 muxes.

Schematic



Results

Figure 1: Code of Structural Modeling

Figure 2: Testbench for Structural Modeling [P1]

```
---#10
262
263
       264
       b_tb = 4'b1001;
265
       · · · · · · · · · · · s_tb · = · 1 ' b1;
266
       ...#10
267
       ----a_tb-=-4'b0000;
       ... b_tb = 4'b1010;
268
269
       · · · · · · · · · · · s_tb·=·1'b1;
       ---#10
270
271
       ----a_tb = 4'b0000;
272
       ··· b_tb = 4 b1011;
273
       · · · | · · · · | · · · · s_tb · = · 1 ' b1;
       ---#10
274
275
          ----a_tb =-4'b0000;
276
          ....b_tb.=.4'b1100;
       ....s_tb = 1'b1;
277
278
       ---#10
          ----a_tb-=-4'b0000;
279
280
          ....b_tb = 4'b1101;
       --- s_tb = 1'b1;
281
       ...#10
282
283
       ---- a_tb = 4'b0000;
       · · · · · · · · · · · b_tb · = · 4 ' b1110;
284
       · · · | · · · · | · · · · s_tb · = · 1 ' b1;
285
286
       ---#10
287
       ...a_tb = 4'b0000;
288
          ....b_tb = 4'b1111;
          · · · · · · · s_tb · = · 1 ' b1;
289
           ---#100
290
       ···$finish;
291
       ----end
292
293
294
      endmodule
295
```

Figure 3: Testbench for Structural Modeling [P2]




Figure 4: Simulation of Structural Modeling Code




Figure 5: Resource Utilization of Structural Code

Figure 6: Code of Behavioral Modeling

Figure 7: Testbench for Behavioral Modeling [P1]

Figure 8: Testbench for Behavioral Modeling [P2]



Figure 9: Simulation of Behavioral Model




Figure 10: Resource Utilization for Behavioral Modeling



Figure 11: FPGA Board with Select to 0 and Switches 1-4 on



Figure 12: FPGA Board with Select to 1 and Switches 1-4 on




Figure 13: FPGA Board with Select to 1 and Switches 5-8 on




Figure 14: FPGA Board with Select to 0 and Switches 5-8 on

Discussion

Based on the simulation the 2x1 Mux works as expected. The structural and behavioral model works the same, but the behavioral model uses less LUTs: 2 compared with 4. On the physical board, the switches and LEDs behave as expected, with the first switch acting as the select and the next 8 switches being the first and second inputs – four for each.

One downside to behavioral modeling is that there isn't a clear relationship between circuit elements and the code. There isn't a clear structure that would translate to a switch case statement, however through synthesis, one is generated with Vivado.

Conclusion

The 2x1 Mux created in Vivado and programmed to an FPGA works as expected. The code isn't very complex, especially with the behavioral modeling, which used a switch case for what should be displayed as the output. One other implementation that wasn't considered was the data flow modeling, because implementing select input functionality is not straightforward. It seems that depending on the type of modeling used, there may be more efficient designs and it would be interesting to find or optimize better designs for this multiplexor.

Work Distribution

Russell: Testbenches and behavioral modeling code

Philbert: Structural modeling code and code detail

Paul: Structural modeling code and code detail

Everyone Pulled Their Weight on the Lab Report: Team Effort!