# Lab 6 – Barrel Shifter

Group G

Chang, Philbert (013179257)

Hua, Russell (013184015)

Thai, Paul (014760252)

Professor Aly

ECE 3300L.01

August 02, 2021

#### **Problem**


For this lab, the task is to create a barrel shifter that can shift and rotate right or left. The input to the barrel shifter can do automatic or manual mode in which the input either comes from 4 switches or from an automatic counter. We decided to shift 4 bits at once because the seven segment display has a total of 16 characters – 0-9 and a-f. The inputs needed special consideration since there aren't enough inputs on the fpga board.

#### **Code Detail**

The code uses multiple modules to achieve the task. The pulse and button module use the button input to either toggle a register or send a single pulse to a register. The seven segment display module creates a way to display any values to 4 displays. The barrel is a combinational circuit using 2x1 muxes. It allows 16 bits of existing data and a 4 bit input to be shifted or rotated – left or right. A dataShiftIn module was created to hold the 4 bits and implement automatic mode where the 4 bits count up automatically. Finally, the top module brings the modules together. In our code, there were problems getting the buttons working correctly and getting the modules to work together. As a result, dataShiftIn was not used.

# Flowchart

\*Higher quality images on GitHub\*



## **Results**

```
23 
module top #(parameter clkDivisions1 = 19) (
24
               input clk,
25
               input reset,
               input [15:0] SW,
26
27
               input button_1,
               input button_2,
28
29
               input test,
               output wire [6:0] a_to_g,
31
               output wire [3:0] an,
32
               output wire [3:0] an1,
33
               output wire dp,
               output reg [1:0] barrelControl // leds for indicating current direction and operation
34
35
36
37
        reg [15:0] SW_Hold;
38
        reg [15:0] displayOut;
39
        wire [15:0] outBarrel;
40
        reg [15:0] inBarrel;
41
        reg [3:0] barrelSelect;
        reg [3:0] load_in;
42
43
        wire [1:0] out;
        wire q_pulse;
44
45
        reg select;
46
47 🖨
        initial begin
48
            select <= 0;
49 🖨
50
51
         //instantiate modules
52
        button_top Rotate_shift(.button(button_1), .clk_in(clk), .toggle(out[0]));
53
        button_top Left_Right(.button(button_2), .clk_in(clk), .toggle(out[1]));
54
        pulse beta(.clk(clk), .buttonIn(test), .pulse(q_pulse));
55
```

Figure 1: Code Detail [P1]

```
55 !
56 🖨
       always @(posedge clk)begin
57 🖕
           if (reset) begin
58
               displayOut = 0;
59
               select = 0;
60 🖒
61
62 🖨
          case (select)
63
             0: displayOut = SW;
64
              1: displayOut = outBarrel;
65
              default: displayOut = SW;
66 🖨
          endcase
           // when q pulse (sort of like the trigger/load) input stuff into barrel via SW Hold and set select to 1
68 🖨
            if (q_pulse) begin
                // disables switches from being loaded into barrel
70 😓
                 if (~select) begin
71 |
                    //once disabled we have to load the inBarrel with the SW_Hold
72
                    SW_Hold <= SW;
73
                    inBarrel = sw_Hold;
74
                     select = 1; //then this will display out
75 🖒
                 end
                else begin
76 🤛
                //since we won't press reset yet, we can still press the test button and it should update
78 🖨
                 //the barrel in with barrel out so the numbers on the SSD update according. Once reset, can test out different cases.
79 |
                inBarrel = outBarrel;
                load_in <= SW;
81 🖨
                 end
82 !
```

Figure 2: Code Detail [P2]

```
83 \ominus //initially, the cases from the rotation are overwritting the shift.
84 🖨 //since out is 2-bits, created a mux for the barrel select that way it doesn't get overwritten.
85 🖵
           case (out)
86
                    //shift
87 🖨
               0: //left 0001 b
                    barrelSelect <= 4'b0001;
88 🗇
89 🖨
                1: //right 0010
90 🖨
                   barrelSelect <= 4'b0010;
91
                        //rotate
92 🖯
               2: //left 0100
93 🖒
                    barrelSelect <= 4'b0100;
94 🖯
                3: //right 1000
95 🖒
                   barrelSelect <= 4'b1000;
96 🖨
           endcase
            //display the IEDS on the board -> binary
97 ⊖
98 🖒
            //changed the button postion so its easier to see the chagnes between the barrelSelect
99
            barrelControl <= out;</pre>
100
101 🖒
            end
102
           //update the switches with the values being passed in
103
104 🖨
        end
105
       ssd #(.clkDivisions(clkDivisions1))display(
106
        .SW(displayOut),
        .clk(clk),
109
        .reset (reset),
110
        .a_to_g(a_to_g),
111
        .an(an),
112
        .an1(an1),
113
        .dp(dp)
114
115
```

Figure 3: Code Detail [P3]

```
116 barrel roll(
117
              .I(inBarrel),
              .S(barrelSelect), //barrel select would be here
118 :
119
               .S IN(load in), // <- need to load this
120
               .z(outBarrel)
121
               );
122
123
124 endmodule
125
126
127 pmodule pulse(input clk, input buttonIn, output reg pulse);
128
       reg pressed;
129 😓
        initial begin
           pressed <= 0;
130
131 🖒
       end
132 always @ (posedge clk) begin
133 👨
          if (!pressed && buttonIn) begin
134
              pressed <= 1;
              pulse <= 1;
135
136 🗎
          end
137 🖨
           else begin
138
              pulse <= 0;
139 🖨
           end
140 🖯
           if (!buttonIn) begin
141
              pressed <= 0;
142 🖯
           end
143 🖨 end
144 🖨 endmodule
```

Figure 4: Code Detail [P4]

```
23 module barrel(
24
                input [15:0] I,
25
                input [3:0] S,
26
                input [3:0] S IN, //serial in
27
                output wire [15:0] z
28
29
30
        wire [15:0] v;
        wire [15:0] p;
31
32
        wire [15:0] a;
33
34
    //shift left
35
    mux2to1 M_SL_0 (.sel(S[0]),
                                     .x0(I[0]), .x1(S_IN[0]),
                                                                   .y(v[0]));
36
    mux2to1 M_SL_1 (.sel(S[0]),
                                     .x0(I[1]),
                                                  .x1(S_IN[1]),
                                                                    .y(v[1]));
                                     .x0(I[2]), .x1(S_IN[2]),
37 | mux2to1 M_SL_2 (.sel(S[0]),
                                                                    .y(v[2]));
38 mux2to1 M_SL_3 (.sel(S[0]),
                                     .x0([3]), .x1(S_IN[3]),
                                                                    .y(v[3]));
39 mux2to1 M SL 4 (.sel(S[0]),
                                     .x0(I[4]), .x1(I[0]),
                                                                   .y(v[4]));
40 | mux2to1 M SL 5 (.sel(S[0]),
                                     .x0(I[5]), .x1(I[1]),
                                                                   y(v[5]);
41 mux2to1 M SL 6 (.sel(S[0]),
                                     .x0(I[6]), .x1(I[2]),
                                                                   .y(v[6]));
42 | mux2to1 M_SL_7 (.sel(S[0]),
                                     .x0(I[7]), .x1(I[3]),
                                                                   .y(v[7]));
                                                                   .y(v[8]));
43 | mux2to1 M_SL_8 (.sel(S[0]),
                                     .x0(I[8]), .x1(I[4]),
44 mux2to1 M_SL_9 (.sel(S[0]),
                                     .x0(I[9]), .x1(I[5]),
                                                                   .y(v[9]));
45 mux2to1 M_SL_10 (.sel(S[0]),
                                     .x0(I[10]), .x1(I[6]),
                                                                   .y(v[10]));
46
    mux2to1 M_SL_11 (.sel(S[0]),
                                     .x0(I[11]), .x1(I[7]),
                                                                   .y(v[11]));
                                     .x0(I[12]), .x1(I[8]),
.x0(I[13]), .x1(I[9]),
.x0(I[14]), .x1(I[10]),
.x0(I[15]), .x1(I[11]),
    mux2to1 M SL 12 (.sel(S[0]),
                                                                   .y(v[12]));
47
48
    mux2to1 M SL 13 (.sel(S[0]),
                                                                   .y(v[13]));
49
    mux2to1 M_SL_14 (.sel(S[0]),
                                                                   .y(v[14]));
    mux2to1 M_SL_15 (.sel(S[0]),
50
                                                                   .y(v[15]));
51
```

Figure 5: Barrel Shifter Code {Full Code in GitHub}

Figure 6: Two-to-One Multiplexer Code

```
22 | `define an_off 4'b1111
23
    `define dp_off 1'b1
24
    `define initial_d 4'b1111
25
26
27 module ssd #(parameter clkDivisions = 19)(
                input [15:0] SW,
29
               input clk,
30
               input reset,
31
               output reg [6:0] a_to_g,
32
               output reg [3:0] an,
33
               output wire [3:0] an1,
34
               output wire dp
35
               );
36
37 / //turn the other 4 displays off
38 assign an1 = `an_off;
39 ¦
    //turn off the decimal point
    assign dp = `dp_off;
40
41
    //hold values
42
43
    reg [3:0] digit;
    //select
44
    wire [1:0] s;
45
46
    //enable
    wire [3:0] aen;
47
48
49
    //counter
50
    reg [19:0] clkdiv;
51
    //last two bits of the counter
    assign s = clkdiv[clkDivisions:clkDivisions-1];
    //initially enable these 4 buts
    assign aen = `initial_d;
54
55
```

Figure 7: Seven Segment Display Code [P1]

```
56 | // 7 seg decoder
57 always @(digit) begin
58 🖯 case (digit)
59
              0: a_to_g = 7'b0000001;
               1: a_to_g = 7'b1001111;
60 !
61
               2: a_to_g = 7'b0010010;
              3: a_to_g = 7'b0000110;
62
              4: a_to_g = 7'b1001100;
63
64
              5: a_to_g = 7'b0100100;
65
               6: a_to_g = 7'b0100000;
               7: a_to_g = 7'b0001111;
66 !
67
              8: a_to_g = 7'b0000000;
68
               9: a_to_g = 7'b0000100;
           'hA: a_to_g = 7'b0001000;
69
70 :
            'hB: a_to_g = 7'b1100000;
71
             'hC: a_to_g = 7'b0110001;
72
             'hD: a_to_g = 7'b1000010;
73
             'hE: a_to_g = 7'b0110000;
            'hF: a_to_g = 7'b0111000;
74
      'hF: a_to_g = 7'bZZZZZZZZ;
default: a_to_g = 7'bZZZZZZZZ;
75
76 🖒 endcase
77
78 🗎 end
79
80 //clock divider
81 \ominus always @(posedge clk or posedge reset) begin
82  if (reset)
83
           clkdiv <= 0;
84
       else
85 🖨
           clkdiv <= clkdiv+1;
86 🖒 end
87
88
    //digit select - :ancode
89 🖨 always @(aen, s) begin
     an = 4'b1111;
90
91 🖯
       if (aen[s]==1)
       an[s] = 0;
92 🖒
93 !
94 🖒 end
```

Figure 8: Seven Segment Display Code [P2]

```
96 //4 to 1 mux
 97 \ominus always @(s,SW) begin
98 🖯 case (s)
99
          0: digit = SW[3:0];
            1: digit = SW[7:4];
100
           2: digit = SW[11:8];
101
           3: digit = SW[15:12];
102
103
            default:digit = 4'bZZZZ;
104 endcase
105 🖨 end
106
107 🖨 endmodule
```

Figure 9: Seven Segment Display Code [P3]




Figure 10: Report Utilization

## **Discussion**

This lab required a lot of time to get working. Some modules, like the button related ones took less time, while the top module, where everything needed to work together, took the most time. In the end, we got the functions of the barrel shift working along with the switches. The buttons, however, didn't work quite as intended with some glitches happening occasionally. The automatic mode wasn't implemented due to issues getting dataShiftIn working with the top module. Overall, most of the lab was completed and the barrel shifter works.

## **Conclusion**

We accomplished most of the objectives laid out for this lab. Due to time constraints, we couldn't get the dataShiftIn module to implement the automatic counter objective for this lab. In order to program in all the functionality for the program, having more than the 5 buttons provided on the FPGA would reduce the complexity for this lab. If we were to redo this lab, we would try and implement a FSM with several states controlling parallel input and serial load input.

#### **Work Distribution**

Russell: Verilog code, report, flowchart

Philbert: Verilog code, flowchart, report

Paul: Verilog codes, Test Benches, PowerPoint, 1<sup>st</sup> Part of the Video, FlowChart, Pictures, and Debugging.