

Lab 6 – Barrel Shifter

Group G

Chang, Philbert (013179257)

Hua, Russell (013184015)

Thai, Paul (014760252)

Professor Aly

ECE 3300L.01

August 02, 2021

Problem



For this lab, the task is to create a barrel shifter that can shift and rotate right or left. The input to the barrel shifter can do automatic or manual mode in which the input either comes from 4 switches or from an automatic counter. We decided to shift 4 bits at once because the seven segment display has a total of 16 characters – 0-9 and a-f. The inputs needed special consideration since there aren't enough inputs on the fpga board.

Code Detail

The code uses multiple modules to achieve the task. The pulse and button module use the button input to either toggle a register or send a single pulse to a register. The seven segment display module creates a way to display any values to 4 displays. The barrel is a combinational circuit using 2x1 muxes. It allows 16 bits of existing data and a 4 bit input to be shifted or rotated – left or right. A dataShiftIn module was created to hold the 4 bits and implement automatic mode where the 4 bits count up automatically. Finally, the top module brings the modules together. In our code, there were problems getting the buttons working correctly and getting the modules to work together. As a result, dataShiftIn was not used.

Flowchart

Higher quality images on GitHub



Results

```
23 module top #(parameter clkDivisions1 = 19) (  
24     input clk,  
25     input reset,  
26     input [15:0] SW,  
27     input button_1,  
28     input button_2,  
29     input test,  
30     output wire [6:0] a_to_g,  
31     output wire [3:0] an,  
32     output wire [3:0] anl,  
33     output wire dp,  
34     output reg [1:0] barrelControl // leds for indicating current direction and operation  
35 );  
36  
37     reg [15:0] SW_Hold;  
38     reg [15:0] displayOut;  
39     wire [15:0] outBarrel;  
40     reg [15:0] inBarrel;  
41     reg [3:0] barrelSelect;  
42     reg [3:0] load_in;  
43     wire [1:0] out;  
44     wire q_pulse;  
45     reg select;  
46  
47     initial begin  
48         select <= 0;  
49     end  
50  
51     //instantiate modules  
52     button_top Rotate_shift(.button(button_1), .clk_in(clk), .toggle(out[0]));  
53     button_top Left_Right(.button(button_2), .clk_in(clk), .toggle(out[1]));  
54     pulse beta(.clk(clk), .buttonIn(test), .pulse(q_pulse));  
55
```

Figure 1: Code Detail [P1]

```
55  
56 always @(posedge clk)begin  
57     if (reset) begin  
58         displayOut = 0;  
59         select = 0;  
60     end  
61  
62     case (select)  
63         0: displayOut = SW;  
64         1: displayOut = outBarrel;  
65         default: displayOut = SW;  
66     endcase  
67     // when q_pulse (sort of like the trigger/load) input stuff into barrel via SW_Hold and set select to 1  
68     if (q_pulse) begin  
69         // disables switches from being loaded into barrel  
70         if (~select) begin  
71             //once disabled we have to load the inBarrel with the SW_Hold  
72             SW_Hold <= SW;  
73             inBarrel = SW_Hold;  
74             select = 1; //then this will display out  
75         end  
76         else begin  
77             //since we won't press reset yet, we can still press the test button and it should update  
78             //the barrel in with barrel out so the numbers on the SSD update according. Once reset, can test out different cases.  
79             inBarrel = outBarrel;  
80             load_in <= SW;  
81         end  
82
```

Figure 2: Code Detail [P2]

```

83 //initially, the cases from the rotation are overwriting the shift.
84 //since out is 2-bits, created a mux for the barrel select that way it doesn't get overwritten.
85     case(out)
86         //shift
87         0: //left 0001 b
88             barrelSelect <= 4'b0001;
89         1: //right 0010
90             barrelSelect <= 4'b0010;
91         //rotate
92         2: //left 0100
93             barrelSelect <= 4'b0100;
94         3: //right 1000
95             barrelSelect <= 4'b1000;
96     endcase
97     //display the LEDs on the board -> binary
98     //changed the button position so its easier to see the chagnes between the barrelSelect
99     barrelControl <= out;
100
101     end
102     //update the switches with the values being passed in
103
104 end
105
106 ssd #(.clkDivisions(clkDivisions1))display(
107     .SW(displayOut),
108     .clk(clk),
109     .reset(reset),
110     .a_to_g(a_to_g),
111     .an(an),
112     .an1(an1),
113     .dp(dp)
114 );
115

```

Figure 3: Code Detail [P3]

```

116     barrel roll(
117         .I(inBarrel),
118         .S(barrelSelect), //barrel select would be here
119         .S_IN(load_in), // <- need to load this
120         .z(outBarrel)
121     );
122
123
124 endmodule
125
126
127 module pulse(input clk, input buttonIn, output reg pulse);
128     reg pressed;
129     initial begin
130         pressed <= 0;
131     end
132     always @ (posedge clk) begin
133         if (!pressed && buttonIn) begin
134             pressed <= 1;
135             pulse <= 1;
136         end
137         else begin
138             pulse <= 0;
139         end
140         if (!buttonIn) begin
141             pressed <= 0;
142         end
143     end
144 endmodule

```

Figure 4: Code Detail [P4]

```

23 module barrel(
24     input [15:0] I,
25     input [3:0] S,
26     input [3:0] S_IN, //serial in
27     output wire [15:0] z
28 );
29
30 wire [15:0] v;
31 wire [15:0] p;
32 wire [15:0] a;
33
34 //shift left
35 mux2to1 M_SL_0 (.sel(S[0]), .x0(I[0]), .x1(S_IN[0]), .y(v[0]));
36 mux2to1 M_SL_1 (.sel(S[0]), .x0(I[1]), .x1(S_IN[1]), .y(v[1]));
37 mux2to1 M_SL_2 (.sel(S[0]), .x0(I[2]), .x1(S_IN[2]), .y(v[2]));
38 mux2to1 M_SL_3 (.sel(S[0]), .x0(I[3]), .x1(S_IN[3]), .y(v[3]));
39 mux2to1 M_SL_4 (.sel(S[0]), .x0(I[4]), .x1(I[0]), .y(v[4]));
40 mux2to1 M_SL_5 (.sel(S[0]), .x0(I[5]), .x1(I[1]), .y(v[5]));
41 mux2to1 M_SL_6 (.sel(S[0]), .x0(I[6]), .x1(I[2]), .y(v[6]));
42 mux2to1 M_SL_7 (.sel(S[0]), .x0(I[7]), .x1(I[3]), .y(v[7]));
43 mux2to1 M_SL_8 (.sel(S[0]), .x0(I[8]), .x1(I[4]), .y(v[8]));
44 mux2to1 M_SL_9 (.sel(S[0]), .x0(I[9]), .x1(I[5]), .y(v[9]));
45 mux2to1 M_SL_10 (.sel(S[0]), .x0(I[10]), .x1(I[6]), .y(v[10]));
46 mux2to1 M_SL_11 (.sel(S[0]), .x0(I[11]), .x1(I[7]), .y(v[11]));
47 mux2to1 M_SL_12 (.sel(S[0]), .x0(I[12]), .x1(I[8]), .y(v[12]));
48 mux2to1 M_SL_13 (.sel(S[0]), .x0(I[13]), .x1(I[9]), .y(v[13]));
49 mux2to1 M_SL_14 (.sel(S[0]), .x0(I[14]), .x1(I[10]), .y(v[14]));
50 mux2to1 M_SL_15 (.sel(S[0]), .x0(I[15]), .x1(I[11]), .y(v[15]));
51

```

Figure 5: Barrel Shifter Code {Full Code in GitHub}

```

23 module mux2to1(
24
25     input sel,
26     input x0,
27     input x1,
28     output wire y
29 );
30
31 assign y = ((~sel) & x0) | (sel & x1);
32 endmodule

```

Figure 6: Two-to-One Multiplexer Code

```

22  `define an_off 4'b1111
23  `define dp_off 1'b1
24  `define initial_d 4'b1111
25
26
27  module ssd #(parameter clkDivisions = 19) (
28      input [15:0] SW,
29      input clk,
30      input reset,
31      output reg [6:0] a_to_g,
32      output reg [3:0] an,
33      output wire [3:0] an1,
34      output wire dp
35  );
36
37  //turn the other 4 displays off
38  assign an1 = `an_off;
39  //turn off the decimal point
40  assign dp = `dp_off;
41
42  //hold values
43  reg [3:0] digit;
44  //select
45  wire [1:0] s;
46  //enable
47  wire [3:0] aen;
48
49  //counter
50  reg [19:0] clkdiv;
51  //last two bits of the counter
52  assign s = clkdiv[clkDivisions:clkDivisions-1];
53  //initially enable these 4 butts
54  assign aen = `initial_d;
55

```

Figure 7: Seven Segment Display Code [P1]


```

56 | // 7 seg decoder
57 | always @(digit) begin
58 |     case (digit)
59 |         0: a_to_g = 7'b0000001;
60 |         1: a_to_g = 7'b1001111;
61 |         2: a_to_g = 7'b0010010;
62 |         3: a_to_g = 7'b0000110;
63 |         4: a_to_g = 7'b1001100;
64 |         5: a_to_g = 7'b0100100;
65 |         6: a_to_g = 7'b0100000;
66 |         7: a_to_g = 7'b0001111;
67 |         8: a_to_g = 7'b0000000;
68 |         9: a_to_g = 7'b0000100;
69 |         'hA: a_to_g = 7'b0001000;
70 |         'hB: a_to_g = 7'b1100000;
71 |         'hC: a_to_g = 7'b0110001;
72 |         'hD: a_to_g = 7'b1000010;
73 |         'hE: a_to_g = 7'b0110000;
74 |         'hF: a_to_g = 7'b0111000;
75 |         default: a_to_g = 7'b2222222;
76 |     endcase
77 |
78 | end
79 |
80 | //clock divider
81 | always @(posedge clk or posedge reset) begin
82 |     if (reset)
83 |         clkdiv <= 0;
84 |     else
85 |         clkdiv <= clkdiv+1;
86 | end
87 |
88 | //digit select - :ancode
89 | always @(aen, s) begin
90 |     an = 4'b1111;
91 |     if (aen[s]==1)
92 |         an[s] = 0;
93 |
94 | end

```

Figure 8: Seven Segment Display Code [P2]

```

96 | //4 to 1 mux
97 | always @(s,SW) begin
98 |     case (s)
99 |         0: digit = SW[3:0];
100 |        1: digit = SW[7:4];
101 |        2: digit = SW[11:8];
102 |        3: digit = SW[15:12];
103 |        default:digit = 4'b2222;
104 |     endcase
105 | end
106 |
107 | endmodule

```

Figure 9: Seven Segment Display Code [P3]

Hierarchy						
Name	Slice LUTs (63400)	Slice Registers (126800)	Slice (15850)	LUT as Logic (63400)	Bonded IOB (210)	BUFGCTRL (32)
▼ N top	81	85	33	81	39	1
beta (pulse)	3	2	3	3	0	0
display (ssd)	11	20	12	11	0	0
> Left_Right (button_top)	2	2	2	2	0	0
> Rotate_shift (button_top_0)	1	2	2	1	0	0

Figure 10: Report Utilization

Discussion

This lab required a lot of time to get working. Some modules, like the button related ones took less time, while the top module, where everything needed to work together, took the most time. In the end, we got the functions of the barrel shift working along with the switches. The buttons, however, didn't work quite as intended with some glitches happening occasionally. The automatic mode wasn't implemented due to issues getting dataShiftIn working with the top module. Overall, most of the lab was completed and the barrel shifter works.

Conclusion

We accomplished most of the objectives laid out for this lab. Due to time constraints, we couldn't get the dataShiftIn module to implement the automatic counter objective for this lab. In order to program in all the functionality for the program, having more than the 5 buttons provided on the FPGA would reduce the complexity for this lab. If we were to redo this lab, we would try and implement a FSM with several states controlling parallel input and serial load input.

Work Distribution

Russell: Verilog code, report, flowchart

Philbert: Verilog code, flowchart, report

Paul: Verilog codes, Test Benches, PowerPoint, 1st Part of the Video, FlowChart, Pictures, and Debugging.