

DIGITAL DESIGN

LAB6 BEHAVIORAL MODELING

2021 FALL TERM @ CSE . SUSTECH

LAB6

- Behavioral modeling
- Verilog
 - initial VS always
 - if else VS conditional operator VS case
 - Non-blocking assignments VS blocking assignments
- practice

MAGNITUDE COMPARATOR (1-BIT)

- A *magnitude comparator* is a combinational circuit that compares two numbers p and q and determines their relative magnitudes. The outcome of the comparison is specified by three binary variables that indicate whether $p = q$, $p > q$, or $p < q$.
- Use dataflow modeling

p	q	$o1(p==q)$	$o2(p < q)$	$o3(p > q)$
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	1	0	0


truth table for 1-bit comparator

```
assign o1 = ~p&~q | p&q;  
assign o2 = ~p&q;  
assign o3 = p&~q;
```

MAGNITUDE COMPARATOR(1-BIT)

```
module comparators_tb();
    reg simp, simq;
    wire simo1, simo2, simo3;
    comparator u(simp, simq, simo1, simo2, simo3);




    initial begin
        {simp, simq} = 2'b00;
        while({simp, simq} < 2'b11)
            begin
                #10 {simp, simq} = {simp, simq} +1;
                $display($time, "{simp, simq} = %d", {simp, simq});
            end
        #10 $finish;
    end
endmodule
```



MAGNITUDE COMPARATOR(2-BIT)

p	q	$o1(p==q)$	$o2(p < q)$	$o3(p > q)$
0	0	1		
0	0		1	
0	1		0	1
0	1		1	
1	0		0	1
1	0		1	
1	1	0	0	1
1	1	0	1	
1	1	1	0	1
1	1	1	1	

truth table for 2-bit comparator



MAGNITUDE COMPARATOR(2-BIT)

		p1p0	q1q0		
		00	01	11	10
p1q0	00	1			
01		1			
11			1		
10					1

$$o_1 = p_1'p_0'q_1'q_0' + p_1'p_0q_1'q_0 + p_1p_0q_1q_0 + p_1p_0'q_1q_0'$$

		p1p0	q1q0		
		00	01	11	10
p1q0	00				
01		1			
11			1	1	
10				1	1

$$o_2 = p_1'q_1 + p_1'p_0'q_0 + p_0'q_1q_0$$

		p1p0	q1q0		
		00	01	11	10
p1q0	00				
01		1		1	
11			1	1	
10					1

$$o_3 = p_1q_1' + p_0q_1'q_0' + p_1p_0q_0'$$

```


assign o1 = ~p[1]&~p[0]&~q[1]&~q[0] | ~p[1]&p[0]&~q[1]&q[0] | p[1]&p[0]&q[1]&q[0] | p[1]&~p[0]&q[1]&~q[0];
assign o2 = ~p[1]&q[1] | ~p[1]&~p[0]&q[0] | ~p[0]&q[1]&q[0];
assign o3 = p[1]&~q[1] | p[0]&~q[1]&~q[0] | p[1]&p[0]&~q[0];

```

MAGNITUDE COMPARATOR(2-BIT)

```
module comparators_tb();
    reg[1:0] simp, simq;
    wire simo1, simo2, simo3;
    comparator u(simp, simq, simo1, simo2, simo3);

    initial begin
        {simp, simq} = 4'b0000;
        while({simp, simq} < 4'b1111)
            begin
                #10 {simp, simq} = {simp, simq} +1;
                $display($time, "{simp, simq} = %d", {simp, simq});
            end
        #10 $finish;
    end
endmodule
```



BEHAVIORAL MODELING(1)

- **initial** VS **always** : statements in initial block execute only once; statements in always block execute repeatedly once the trigger condition is satisfied.
- An **always** block can include a **sensitivity list** in which any of these signals change will trigger the always block execution
 - **@(*) , @*** : It is sensitive to changes in all input variables in the following statement block.
 - **@(signal1, signal2, ..., signalx) , @(signal1 or signal2 or ... or signalx)**: It is only sensitive to changes of the singnales in the sensitivity list.
- ‘**if else**’ VS **conditional operator** VS ‘**case**’

```
reg o1, o2, o3;  
always @(*)  
begin  
    if(p == q)  
        {o1, o2, o3} = 3'b100;  
    else if (p < q)  
        {o1, o2, o3} = 3'b010;  
    else  
        {o1, o2, o3} = 3'b001;  
end
```

```
reg o1, o2, o3;  
always @*  
    {o1, o2, o3} = (p==q) ? 3'b100 : (p<q) ? 3'b010 : 3'b001;
```

```
reg o1, o2, o3;  
always @(p, q)  
begin  
    $display("(p, q) = %d", (p, q));  
    case({p, q})  
        4'b0000, 4'b0101, 4'b1010, 4'b1111:  
            {o1, o2, o3} = 3'b100;  
        4'b0001, 4'b0010, 4'b0011, 4'b0110, 4'b0111, 4'b1011:  
            {o1, o2, o3} = 3'b010;  
        default:  
            {o1, o2, o3} = 3'b001;  
    endcase  
end
```

BEHAVIORAL MODELING(2)

- **case** VS **casez** VS **casel**
 - For example : using **case**, **casez**, **casel** to match 'a' and 'b'

		1 means match, 0 means NOT match				
case		a \ b	0	1	x	z
case	0	1	0	0	0	0
	1	0	1	0	0	0
	x	0	0	1	0	0
	z	0	0	0	0	1

		1 means match, 0 means NOT match				
casez		a \ b	0	1	x	z
casez	0	1	0	0	1	
	1	0	1	0	1	
	x	0	0	1	1	
	z	1	1	1	1	1

		1 means match, 0 means NOT match				
casex		a \ b	0	1	x	z
casex	0	1	0	1	1	
	1	0	1	1	1	
	x	1	1	1	1	
	z	1	1	1	1	

```
reg o1, o2, o3;
always @(p or q)
begin
  $display("{p, q} = %d", {p, q});
  casex({p, q})
    4'b0000, 4'b0101, 4'b1010, 4'b1111:
      {o1, o2, o3} = 3'b100;
    4'b0001, 4'b011x, 4'b1011:
      {o1, o2, o3} = 3'b010;
    default:
      {o1, o2, o3} = 3'b001;
  endcase
end
```

BEHAVIORAL MODELING(3)


Non-blocking assignment VS Blocking assignment

- The ‘`=`’ token represents a token represents a **blocking procedural assignment**
- The ‘`<=`’ token represents a token represents a **non-blocking blocking assignment**
- A **combinational logic always block should use Blocking assignments(“`=`”).**
- A **sequential logic always block should use Non-blocking assignments(“`<=`”).**

NOTIC: DO NOT mixing different assignment in the same always block !!!

BEHAVIORAL MODELING(4)

- **\$display** : print the immediate values
- **\$strobe** : print the values at the end of the current time step , if there is any non-blocking assignment(which executes in INACTIVE region), the updated value is shown by \$strobe.



BEHAVIORAL MODELING(5)

```
module testswap();
    reg temp=0, in2, in1;
    reg clock;
    initial begin
        clock = 1'b0;
        forever #50 clock = ~clock;
    end
    always@(posedge clock)
    begin
        $display($time, "before swap: \tin1 = %d, in2 = %d, temp = %d", in1, in2, temp);
        temp = in1;    in1 = in2;    in2 = temp;
        $display($time, "after swap: \tin1 = %d, in2 = %d, temp = %d", in1, in2, temp);
    end
    initial begin
        {in1, in2} = 2'b00;
        forever #100 {in1, in2} = {in1, in2} + 1;
    end
endmodule
```

- The function of this module is swapping the value of in1 and in2. here we realize it with blocking assignment

50before swap:	in1 = 0, in2 = 0, temp = 0
50after swap:	in1 = 0, in2 = 0, temp = 0
150before swap:	in1 = 0, in2 = 1, temp = 0
150after swap:	in1 = 1, in2 = 0, temp = 0
250before swap:	in1 = 1, in2 = 1, temp = 0
250after swap:	in1 = 1, in2 = 1, temp = 1

PRACTICES(1)

Run the following code, try to find why the value of in1 and in2 has not been swapped
Try to revise the code, make it work.

```
module testswap();
    reg temp=0, in2=1, in1=0;
    reg clock;
    initial begin
        clock = 1'b0;
        forever #50 clock = ~clock;
    end

    always@(posedge clock)
    begin
        $display($time, "before swap: \tin1 = %d, in2 = %d, temp = %d", in1, in2, temp);
        $strobe($time, "after swap: \tin1 = %d, in2 = %d, temp = %d", in1, in2, temp);
        temp <= in1;      in1 <= in2;      in2 <= temp;
    end

    initial begin
        {in1, in2} = 2'b00;
        forever #100 {in1, in2} = {in1, in2} + 1;
    end
endmodule
```

PRACTICES(2)

0:	0000	00	15: 1111
4:	0100	01	12: 1100
8:	1000	10	
12:	1100	11	

16 students with sid from 0 to 15 need to be grouped into 4 groups: divide sid by 4, if the remainder is 0, they belongs to group0, if remainder is 1, they belongs to group1, if remainder is 2, they belongs to group2, if remainder is 3, they belongs to group3.

Take the sid as input, the group id as output:

- Write down the corresponding truth table.
- Use K-map simplify the function, implement the circuit using data flow design.
- Use behavioral modeling to do the design, “if else” or “case” is suggested.
- Write the testbench in Verilog to verify the function of design
- Design the constraint file and generate the bitstream and program the device to test the function

PRACTICES(3)

Design a circuit that can find the 1's complement and 2's complement of a 3-bit input binary number. The output is 3 bits. Use an additional 1-bit input port called *switch* to change between the two types of complements: when the switch is 0, the output is the 1's complement; when the switch is 1, the output is the 2's complement.

- Write the corresponding truth table.
- Use K-map simplify the function, implement the circuit using **data flow** design.
- Use **behavioral modeling** to do the design, “if else” or “case” is suggested.
- Write the testbench in Verilog to verify the functionality of design
- Design the constraint file and generate the bitstream and program the device to test the function