# DIGITAL DESIGN

LAB12 FREQUENCY DIVIDER

2021 FALL TERM @ CSE . SUSTECH

# LAB12

- Frequency divider
  - Divide by even
  - Divide by odd
- Structure design
  - demo
    - Flowing light
    - 7-seg tube

### CLOCK ON MINISYS BOARD

 Minisys board includes a 100MHz crystal oscillator connected to the main chip Y18 pin. Through requirement design, the input clock can drive MMCMs or PLLs to produce multi-frequency clock and phase changes.

### FREQUENCY DIVIDER

• A **Frequency Divider**, also called a **clock divider** or scaler or pre-scaler, is a circuit that takes an input signal of a frequency fin, and generates an output signal of a frequency fout:

```
fout = fin/n (n is an integer).
```

- For power-of-2 integer division, a simple binary counter can be used, clocked by the input signal. The least-significant output bit alternates at 1/2 the rate of the input clock, the next bit at 1/4 the rate, the third bit at 1/8 the rate, etc.
- An arrangement of <u>flipflops</u> is a classic method for integer-n division. Such division is frequency and phase coherent to the source over environmental variations including temperature. The easiest configuration is a series where each flip-flop is a divide-by-2. For a series of three of these, such system would be a divide-by-8. By adding additional logic gates to the chain of flip flops, other division ratios can be obtained. Integrated circuit logic families can provide a single chip solution for some common division ratios.


# FREQUENCY DIVIDER(N:4)

```
timescale 1ns / 1ps
module clk_div(input clk,rst_n,output reg clk_out);
  parameter period = 4;
  reg [3:0] cnt;
  always@(posedge clk,negedge rst_n)
  begin
     if(~rst n)begin
       cnt <=0;
       clk_out<=0;
       end
     else
       if(cnt==((period>>1) - 1)) begin
          clk_out <= ~clk_out;
          cnt <=0;
       end
        else begin
          cnt <= cnt+1:
       end
  end
endmodule
```

```
timescale 1ns / 1ps

module clk_div_tb( );
reg clk,rst_n;
wire clk_out;
clk_div cd(clk,rst_n,clk_out);
initial fork
clk <=0;
rst_n <=0;
# 3 rst_n <= 1;
forever
#5 clk = ~clk;
join
endmodule
```


Name	Value
1 clk	1
1 rst_n	1
¼ clk_out	0
> = cnt[3:0]	1



### FREQUENCY DIVIDER(N:5)

```
timescale lns / lps
                                                                     assign clk_out=step1[0]|step2[0]:
module clock_div(input clk, rst_n, output reg clk_out )
//reg [25:0]cnt:...
reg [2:0] step1, step2:
always@(posedge clk)begin
    if ("rst_n) begin
        step1<=3' b000:
                                           always @(negedge clk, negedge rst_n)
    end
    else begin
                                               if ("rst n)
        case(step1)
                                                   step2<=3' b000:
            3'b000: step1<=3'b001;
                                               else
            3'b001: step1<=3'b011;
                                                   case (step2)
            3' b011: step1 <= 3' b100:
                                                           3'b000: step2<=3'b001:
            3'b100: step1<=3'b010:
                                                           3'b001: step2<=3'b011;
            3'b010: step1<=3'b000;
                                                           3'b011: step2<=3'b100;
            default: step1<=3' b000;
                                                           3'b100: step2<=3'b010;
            endcase
                                                           3'b010: step2<=3'b000;
    end
                                                           default: step2<=3' b000:
                                                           endcase
end
                                          endmodule
```

```
module clock_div_tb( ):
reg clk,rst_n;
wire clk_out;
clock_div cd(clk,rst_n,clk_out);
initial fork
   clk <=0;
   rst_n <=0;
   # 3 rst_n <= 1;
   forever
   #5 clk = ~clk;
join
endmodule</pre>
```



### DEMO1 (FLOWING LIGHT1)

```
timescale lns / lps
module flowing_light_lite(input clk,rst_n,output[7:0] led);
    reg [7:0] light_reg:
    always@(posedge clk,negedge rst_n)
    begin
    if(!rst_n)
        light_reg<=8'b0000_0001;
    else if(light_reg == 8'b1000_0000)
        light_reg<=8'b0000_0001;
    else
        light_reg<=light_reg<<1;
    end
    assign led = light_reg;
endmodule</pre>
```

```
"timescale lns / lps
module flow_water_tb( );
reg clk,rst_n;
wire [7:0]led;
//flow_water_lights fs(clk,rst_n,led,cnt,ns);
flowing_light_lite fs(clk,rst_n,led);
initial fork
  rst_n <=1'b0;
  clk <= 1'b0;
  #2 rst_n <=1'b1;
  forever
  #5 clk = "clk;
  join
endmodule</pre>
```



### DEMO1 (FLOWING LIGHT2)


Minisys board includes a 100MHz crystal oscillator connected to the main chip Y18 pin.

```
timescale ins / ips
module flash led top(
       input clk,
        input rst n,
       input sw0.
       output [7:0]led
       ):
       wire clk_bps;
        counter counter (
           . clk( clk ).
           .rst n( rst n ),
           .clk bps( clk bps )
       flash_led_ctl flash_led_ctl(
           .clk(clk).
           .rst n( rst n ),
            .dir( sw0 ),
            .clk_bps( clk_bps ),
            .led(led)
endmodule
```

```
timescale Ins / Ips
module counter (
        input clk.
        input rst.
        output clk bps
        reg [13:0]cnt first, cnt second:
        always @( posedge clk or posedge rst )
            if (rst )
                cnt first <= 14' d0;
            else if ( cnt first == 14' d10000 )
                cnt first <= 14' d0:
            else
                cnt first <= cnt first + 1'b1:
        always @( posedge clk or posedge rst )
            if (rst)
                cnt second <= 14' d0:
            else if ( cnt second == 14' d10000 )
                cnt second <= 14' d0:
            else if ( cnt first == 14' d10000 )
                cnt_second <= cnt_second + 1'b1;
        assign clk_bps = cnt_second == 14' d10000 ? 1'b1 : 1'b0;
endmodule
```

```
module flash led ctl(
        input clk.
        input rst n.
        input dir.
        input clk bps,
        output reg[7:0]led
        ):
        always @( posedge clk or negedge rst n )
            if(!rst n)
                led <= 8' h80:
            else
                case ( dir )
                                     //从左向右
                    1'b0:
                        if ( clk bps )
                            if ( led != 8' d1 )
                                led <= led >> 1'b1:
                            else
                                led <= 8'h80:
                    1'b1:
                                     //从右向左
                        if ( clk_bps )
                            if ( led != 8'h80 )
                                led <= led << 1'h1:
                            else
                                led <= 8' d1:
                endcase
endmodule
```

# DEMO1 (FLOWING LIGHT2)



Test on Minisys board



#### DEMO2: 7-SEG TUBE



```
always @( posedge clk or negedge rst) //frequency division : clk->clkout...

always @(posedge clkout or negedge rst) //change scan_cnt based on clkout ...

always @( scan_cnt) //select tube...

always @ (scan_cnt ) //decoder to display on 7-seg tube...
```

```
module scan seg ( rst , clk , DIG , Y );
   input rst ://reset
   input clk ://system clock 100MHz
   output [7:0] DIG ://bit selection
   output [7:0] Y :// seg selection
   reg clkout : //
   reg [31:0]cnt:
   reg [2:0] scan_cnt;
   parameter period= 200000; // 500HZ stable
   //parameter period= 250000;//400HZ stable
   //parameter period= 5000000;//20HZ loop one by one
   //parameter period= 2500000://40HZ twenkle
   //parameter period= 1000000://100HZ twenkle
   reg [6:0] Y r;
   reg [7:0] DIG_r;
   assign Y = {1'b1, (~Y_r[6:0])}; //dot never light
   assign DIG = DIG r:
```

#### DEMO2: 7-SEG TUBE

```
always @( posedge clk or negedge rst) //frequency division : clk->clkout
begin
   if (!rst) begin
       cnt <= 0:
       clkout <=0:
   end
   else begin
       if (cnt == (period >> 1) - 1)
                                            always @( scan cnt)
                                                                        //select tube
                                            begin
       begin
           clkout <= ~clkout:
                                                case ( scan cnt )
                                                    3'b000: DIG r = 8'b0000 0001:
           cnt<=0:
                                                    3'b001 : DIG r = 8'b0000 0010:
       end
                                                    3'b010 : DIG r = 8'b0000 0100;
       else
                                                    3'b011 : DIG r = 8'b0000 1000;
           cnt <= cnt+1:
                                                    3'b100 : DIG_r = 8'b0001_0000;
  end
                                                    3'b101 : DIG r = 8'b0010 0000:
end
                                                    3'b110 : DIG r = 8'b0100 0000:
                                                    3'b111 : DIG r = 8'b1000 0000;
                                                    default :DIG_r = 8'b0000_0000;
                                                endcase
                                            end
```

```
always @(posedge clkout or negedge rst) //change scan_cnt based on clkout
begin
   if (!rst)
        scan_cnt <= 0 ;
   else begin
        scan_cnt <= scan_cnt + 1;
        if (scan_cnt==3'd7)        scan_cnt <= 0;
   end
end</pre>
```

```
always @ (scan_cnt ) //decoder to display on 7-seg tube
begin
    case (scan cnt)
       0: Y r = 7'b01111111; // 0
       1: Y r = 7'b0000110: // 1
       2: Y r = 7'b1011011: // 2
       3: Y r = 7'b1001111: // 3
       4: Y r = 7'b1100110: // 4
       5: Y r = 7'b1101101: // 5
       6: Y_r = 7'b11111101; // 6
       7: Y r = 7'b01001111: // 7
       8: Y r = 7'b11111111: // 8
       9: Y r = 7'b1100111: // 9
       10: Y r = 7'b1110111: // A
       11: Y_r = 7'b11111100; // b
       12: Y r = 7'b0111001: // c
       13: Y r = 7'b10111110: // d
       14: Y r = 7'b1111001: // E
       15: Y r = 7'b1110001: // F
       default: Y_r = 7'b00000000;
    endcase
```

### PRACTICE

• 1. Implement a 'Breathing lamp' on Minsys board, the 'Breathing lamp' here is a led which light on for 1 seconds while light off for 1 seconds.

• 2. implement a Rolling subtitles showing 'CSE' and flowing from right to left on the tube of Minisys board.

#### TIPS

If you have any problem about frequency divider, wish this demo will help you. 2-stages is an easier way for understanding sequential circuit compared to 1-stage.

```
module clk_div_2(input clk,rst_n,output reg clk_out );

parameter period=4;
reg [3:0] cnt;
reg [3:0] cnt_ns;
reg clk_out_ns;
always@(posedge clk,negedge rst_n)...
always@(*)begin...
always@(posedge clk,negedge rst_n)...
always@(posedge clk,negedge rst_n)...
endmodule
```

```
always@(posedge clk,negedge rst_n)
begin
if(~rst_n)begin...
else
clk_out<=clk_out_ns;
end

always@(*)begin
if(~rst_n)
clk_out_ns = 1;
else
if(cnt==((period>>1)-1))
clk_out_ns = ~clk_out;
else
clk_out_ns = clk_out_ns;
end
```

```
always@(posedge clk,negedge rst_n)
begin
  if(~rst n)begin
     cnt<=0;
  end
  else begin
     cnt<=cnt ns;
  end
end
always@(*)
begin
   if(cnt = = ((period > 1) - 1))
         cnt_ns=0;
   else
         cnt_ns=cnt+1;
end
```

