DIGITAL DESIGN

LAB9 COMBINATORIAL CIRCUIT3

2021 FALL TERM @ CSE . SUSETCH

LAB9

- Combinational circuit(3)
 - Multiplexer
 - Demultiplexer
- Practice


- a Multiplexer (or mux) is a device that selects one of several input signals and forwards the selected input to the output.
- A multiplexer of 2ⁿ inputs has n select lines. Select lines are used to select one of the input line to be sent to the output.
- Multiplexers are mainly used to increase the amount of data that can be sent over the network within a certain amount of time and bandwidth. A multiplexer is also called a data selector.
- Multiplexers can also be used to implement Boolean functions of multiple variables.

$$Y = m_0.D_0 + m_1.D_1 + m_2.D_2 + m_3.D_3$$

$$Y = (s1'.s0').D0 + (s1'.s0).D1 + (s1.s0').D2 + (s1.s0).D3$$

selection	output		
s1	s0	Υ	
0	0	D0	
0	1	D1	
1	0		
1	1	D3	

function table for 4-to-1-line multiplexer



Here I0 is the D0, I1 is the D1, I2 is the D2, I3 is the D3.

s1 is the MSB of the select lines, s0 is the LSB of the select lines.

$$Y = m_0.D_0 + m_1.D_1 + m_2.D_2 + m_3.D_3$$

 $Y = (s1'.s0').D0 + (s1'.s0).D1 + (s1.s0').D2 + (s1.s0).D3$

selection	on input	output		
s1	s0			
0	0	D0		
0	1	D1		
1	0			
1	1	D3		

function table for 4-to-1-line multiplexer

```
module multiplexer(
    input w,
    input x,
    input v.
    input z,
    input [1:0] s, //select
    output reg o
    ):
    always @*
    begin
        case (s)
            2' b00: o = w:
            2' b01: o = x;
            2' b10: o = y;
            2' b11: o = z;
        endcase
    end
endmodule
```

Here w is the D0, x is the D1, y is the D2, z is the D3.

s1 is the MSB of the select lines, s0 is the LSB of the select lines.

$$Y = m_0. D_0 + m_1. D_1 + m_2. D_2 + m_3. D_3$$

 $Y = (s1'.s0').D0 + (s1'.s0).D1 + (s1.s0').D2 + (s1.s0).D3$

selection	on input	output	
s1	s0	Υ	
0	0	D0	
0	1	D1	
1	0		
1	1	D3	

function table for 4-to-1-line multiplexer

```
module multiplexer_tb();
    reg sI0, sI1, sI2, sI3;
    reg [1:0]sS;
    wire sY;
    multiplexer u(sI0, sI1, sI2, sI3, sS, sY);
    initial
    begin
    {sS, sI3, sI2, sI1, sI0} = 6'b000000;
    repeat(63) #10 {sS, sI3, sI2, sI1, sI0} = {sS, sI3, sI2, sI1, sI0} + 1;
    #10 $finish;
    end
endmodule
```

							640.0
Name	Value) ns	10.77	200	ns , ,	400 ns	r r r r r
™ sl0	1						
™ sl1	1						
™ sl2	1						
16 sl3	1		0				
> sS[1:0]	3	0			1	2	3
₩ sY	1						

MULTIPLEXER(74151:8-TO-1-LINE MULTIPLEXER)

```
module multiplexer74151 (EN, S2, S1, S0, D7, D6,
D5, D4, D3, D2, D1, D0, Y, W);
                                                             inputs
                                                                                   output
    input EN. S2, S1, S0, D7, D6, D5,
                                                  FN
                                                          S2
                                                                 S1
                                                                         SO
                                                                                        W
     D4, D3, D2, D1, D0:
    output reg Y;
                                                                  X
                                                                          X
    output W;
                                                                  0
                                                                          0
                                                                                 D0
                                                                                        D0'
    always @#
                                                           0
    if (~EN)
                                                                  0
                                                                                        D1'
                                                           0
                                                                                 D1
        case ({S2, S1, S0})
             3' b000: Y = D0:
                                                                                 D2
                                                                                        D2'
                                                                          0
                                                           0
                                                                  1
            3' b001: Y = D1:
                                                                                 D3
                                                                                        D3'
             3' b010: Y = D2:
            3' b011: Y = D3:
                                                                                        D4'
                                                                          0
                                                                  0
            3' b100: Y = D4:
            3' b101: Y = D5:
                                                                  0
                                                                                 D5
                                                                                        D5'
            3' b110: Y = D6:
                                                                                 D6
                                                                                        D6'
                                                                          0
             3' b111: Y = D7:
        endcase
                                                                                 D7
                                                                                        D7'
    else
                                                              function table for 74151
        Y = 1'b0:
    assign W= Y:
```

endmodule

Name	Value	0 ns	1	10 ns	20 n	5	30
¹≝ sEN	1						
⅓ sD0	1						
™ sD1	1						
™ sD2	1						
₩ sD3	1						
16 sD4	1						
™ sD5	0						
™ sD6	0						
⅓ sD7	1						
New Virtual Bus	1 7	(0	x	7	X	2	\equiv X
₩ sS2	1						
™ sS1	1						
₩ sS0	1						
₩ sY	0						
₩ sW	1						
	_						

MULTIPLEXER IMPLEMENT BOOLEAN FUNCTIONS-1973

• Use 74151 implement the following logic function.

$$F(A,B,C) = \overline{A}\overline{C} + \overline{B}\overline{C} + \overline{A}B + BC$$

$$= \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + A\overline{B}\overline{C} + A\overline{B}\overline{C} + A\overline{B}C + ABC + ABC + ABC$$

$$= \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + A\overline{B}\overline{C} + A\overline{B}C + ABC$$

$$= \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + \overline{A}BC + ABC$$

$$= \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + \overline{A}BC + ABC$$

$$= m_0.1 + m_1.0 + m_2.1 + m_3.1 + m_4.1 + m_5.0 + m_6.0 + m_7.1$$

$$= m_0.\overline{D}_0 + m_1.\overline{D}_1 + m_2.\overline{D}_2 + m_3.\overline{D}_3 + m_4.\overline{D}_4 + m_5.\overline{D}_5 + m_6.\overline{D}_6 + m_7.\overline{D}_7$$

D2 W D3 D7 74151

MUX

MULTIPLEXER(IMPLEMENT BOOLEAN FUNCTIONS-2)

```
module multiplexer74151 (EN, S2, S1, S0, D7, D6, D5, D4, D3. D2. D1. D0. Y. W)
    input EN, S2, S1, S0, D7, D6, D5,
     D4, D3, D2, D1, D0:
    output reg Y:
    output W:
    always @*
    if (~EN)
         case ({S2, S1, S0})
             3' b0000: Y = D0:
            3' b001: Y = D1:
             3' h010: Y = D2:
            3' b011: Y = D3:
            3' b100: Y = D4:
             3' b101: Y = D5:
            3'b110: Y = D6;
            3' b111: Y = D7:
         endcase
        Y = 1'b0:
    assign W= Y:
endmodule
```

```
F(A, B, C) = \overline{A}\overline{C} + \overline{B}\overline{C} + \overline{A}B + BC
```

```
module fun_a_b_c(input A,B,C,output F );
assign F=( (~A)&(~C) ) | ( (~B)&(~C) ) | ((~A)&B) | (B&C) ;
endmodule
```

$$F(A, B, C) = m_0.1 + m_1.0 + m_2.1 + m_3.1 + m_4.1 + m_5.0 + m_6.0 + m_7.1$$

```
module fun_a_b_c_use_mux(input A,B,C, output F);
wire sen,sd7,sd6,sd5,sd4,sd3,sd2,sd1,sd0;
wire snf;
assign {sen,sd7,sd5,sd4,sd3,sd2,sd1,sd0}= 9'b0_1001_1101;
multiplexer74151 u74151(.EN(sen),
.S2(A),.S1(B),.S0(C),
.D7(sd7),.D6(sd6),.D5(sd5),.D4(sd4),.D3(sd3),.D2(sd2),.D1(sd1),.D0(sd0),
.Y(F),.W(snf));
endmodule
```

MULTIPLEXER(IMPLEMENT BOOLEAN FUNCTIONS-3)

```
timescale ins / ips
module fun abc sim():
reg sa. sb. sc:
wire sf. sf mux;
fun a b c uf (.A(sa), .B(sb), .C(sc), .F(sf));
fun a b c use mux uf mux(.A(sa),.B(sb),.C(sc),.F(sf mux));
/2. . 1/
initial
begin
    {sa, sb, sc} = 3'b000:
   repeat (7)
   begin
        #100 \{sa, sb, sc\} = \{sa, sb, sc\} + 1
        $display($time, "{sa, sb, sc}=%d %d %d sf=%d sf mux=%d", sa, sb, sc, sf, sf mux)
   #100 $finish();
end
endmodule
```

```
F(A, B, C) = \overline{A}\overline{C} + \overline{B}\overline{C} + \overline{A}B + BC
```

```
100{sa, sb, sc}=0_0_1 sf=1 sf_mux=1

200{sa, sb, sc}=0_1_0 sf=0 sf_mux=0

300{sa, sb, sc}=0_1_1 sf=1 sf_mux=1

400{sa, sb, sc}=1_0_0 sf=1 sf_mux=1

500{sa, sb, sc}=1_0_1 sf=1 sf_mux=1

600{sa, sb, sc}=1_1_0 sf=0 sf_mux=0

700{sa, sb, sc}=1_1_1 sf=0 sf_mux=0

$finish called at time : 800 ns : File "D:/xilinx_wor
```

DE-MULTIPLEXER

• a **De-multiplexer** (or **De-mux**) is a device taking a single input signal and selecting one of many data-output-lines, which is connected to the single input.

selection	on input	output					
S1	SO	Y3	Y2	Y1	Y0		
0	0	0	0	0	D		
0	1	0	0	D	0		
1	0	0	D	0	0		
1 1		D	0	0	0		

function table of 1-to-4 de-multiplexer

D is the data input

```
module demultiplexer(
    input D.
    input [1:0] S,
    output reg YO,
    output reg Y1,
    output reg Y2,
    output reg Y3
    always@*
    begin
        case (S)
        2' b00: {Y3, Y2, Y1, Y0}={1' b0, 1' b0, 1' b0, D};
        2' b01: {Y3, Y2, Y1, Y0}={1' b0, 1' b0, D, 1' b0};
        2' b10: {Y3, Y2, Y1, Y0}={1' b0, D, 1' b0, 1' b0};
        2' b11: {Y3, Y2, Y1, Y0}={D, 1' b0, 1' b0, 1' b0};
         endcase:
    end
endmodul e
```

```
module demultiplexer_tb();
    reg [1:0] sS;
    reg sD;
    wire sY0, sY1, sY2, sY3;
    demultiplexer u(sD, sS, sY0, sY1, sY2, sY3);
    initial
    begin
        {sD, sS} = 3'b000;
        repeat(7) #10 {sD, sS} = {sD, sS}+1;
        #10 $finish;
    end
endmodule
```

									80.000 ns
Name	Value	0 ns	1	20 ns		40 ns		60 ns	
SS[1:0]	3	0	1	2	3	0 X	1.	2	Х 3
T sD	1								
™ sY0	0							3	
₩ sY1	0							1	
₩ sY2	0			1					
™ sY3	1								

PRACTICES

- 1. Use 74151(8-to-1-line multiplexer) realize the following logic function
- Y = A'B'C'D' + BC'D + A'C'D + A'BCD + ACD- A'B'C'O' + A'BC'D + A'BCD + A'CD - A'B'C'O' + A'BC'D + A'B'C'D + A'B'C'D + A'BCD + ABCD • Do the design and verify the function of your design. + AB'CD
 - Do the design and verify the function of your design.
 - Create the constraint file, do the synthetic and implementation, generate the bitstream file and program the device, then test on the minisys develop board.
 - = mo+ mi+ my+mo+miz+mix
- 2. Is there any relationship between Decoder and De-mux?
- 3. Please try to implement a 1-4 De-mux by using a 2-4 Decoder