DIGITAL DESIGN

LAB11 FSM MOORE MEALY


2021 FALL TERM @ CSE . SUSTECH

COMBINATORIAL LOGIC VS SEQUENTIAL LOGIC

```
timescale lns / lps

module s_adder(input clk,rst,a,b, output c );
reg c;
always @(posedge clk)
begin
  if(rst)
        c<=0;
  else
        c<=a+b;
end
endmodule</pre>
```

```
module test_assign(input a, clk, output y1, y2);
reg b, c, y1, y2;
always @ *
begin
b=a;
y1=b;
end
always @(posedge clk)
begin
c<=a;
y2<=c;
end
endmodule
```



Strongly recommend: using blocking-assignment in combinatorial circuit while using non-blocking-assignment in sequential circuit


FSM: FINITE STATE MACHINES

An FSM is defined by a list of its states, its initial state, and the conditions for each transition. Finite state machines are of two types – <u>deterministic finite state machines</u> and <u>non-deterministic finite state</u> <u>machines</u>. A deterministic finite-state machine can be constructed equivalent to any non-deterministic one.

When describing a FSM, the key is to clearly describe several elements of the state machine :

how to make state transition the conditions of state transition what is the output of each state.

Generally speaking, the state transition part is a synchronous sequential circuit after the state machine is implemented, and the judgment of the state transition condition is combinational logic.




3 WAYS ON FSM


- (1) One-stage: The whole FSM is written into one always block, which describes not only the state transition, but also the input and output of the state. (NOT suggested)
- (2) Two-stages: two always blocks are used to describe the state machine, one of which uses sequential logic logic to describe the state transition; the other uses combinational logic to judge the condition of state transition, to describe the rules of state transition and output;
- (3) Three-stages: One always module uses sequential logic to describe state transition, One always uses combination logic to judge state transition conditions and describe state transition rules, and the Other always block describes state output (which can either be output of combination circuit or the output of sequential circuit).

Generally speaking, the recommended FSM description method is the latter two. This is because: FSM, like other designs, is best designed in a synchronous sequential manner to improve the stability of the design and eliminate burrs.


MOORE MODE


- Outputs are functions of 'present state' ONLY
- Outputs are synchronized with clock
- Output is the state of the circuit, Relatively simple





MOORE MODE WITH 2-STAGES







```
timescale ins / ips
module moore_2b(input clk, rst_n, x_in, output[1:0] state, next_state);
reg [1:0] state, next state;
parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11:
always @(posedge clk, negedge rst_n) begin
   if ("rst_n)
                                      异步复位
        state <= S0:
    else
        state <= next state:
end
always @(state, x in) begin
    case(state)
    S0: if (x_in) next_state = S1; else next_state = S0;
    S1: if (x_in) next_state = S2; else next_state = S1;
    S2: if (x_in) next_state = S3; else next_state = S2;
    S3: if (x_in) next_state = S0; else next_state = S3;
    endcase
end
endmodule
```

MOORE MODE WITH 1-STAGE (NOT SUGGESTED)

```
timescale 1ns / 1ps
module moore_1b(input clk, rst_n, x_in, output[1:0] state);
reg [1:0] state:
parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
always @(posedge clk, negedge rst_n) begin
    if ("rst n)
        state (= SO
    else
    case (state)
    S0: if (x_in) state <= S1; else state <= S0;
    S1: if (x_in) state <= S2; else state <= S1;
    S2: if (x_in) state <= S3; else state <= S2;
    S3: if (x in) state <= S0: else state <= S3:
    endcase
end
endmodule
```






SIMULATION ON 1-STAGE & 2-STAGES OF MOORE


```
timescale ins / ips
module sim moore 12():
reg clk, rst n, x in;
wire [1:0] uls. u2s. u2ns:
moore_1b u1(clk, rst_n, x_in, u1s);
moore_2b u2(clk, rst_n, x_in, u2s, u2ns);
initial #70 $finish:
initial begin
clk = 1'b0:
rst n=1'b0:
forever #5 clk="clk:
initial fork
    x in=1'b0:
    #1 rst_n = 1'b1;
    #3 x_in = 1'b1;
    #35 \times in = 1'b0;
    #40 x_in = 1'b1;
ioin
endmodule
```

Here the behaviors of circuits implemented by one stage or two stage on moore FSM are same, but two stage is clearer than one stage.




MEALY MODE

- Outputs are functions of both 'present state' and 'inputs'
- Outputs may change if inputs change
- Output is not the state of the circuit, Relatively complex



MEALY MODE WITH TWO-STAGES

The 'next state' and 'output' are both determined in the combinational logic, the 'state' is updated in the sequential logic.



state 1 - S (Mext-state

```
timescale lns / lps
module mealy_2b(input clk, rst_n, x_in, output[1:0] state, next_state, output y);
reg [1:0] state, next state;
reg y:
parameter S0=2' b00, S1=2' b01, S2=2' b10, S3=2' b11:
always @(posedge clk, negedge rst_n) begin
    if ("rst n)
    begin
        state <= S0:
        v <= 1'b0:
    end
    else
        state <= next state;
end
always @(state, x in) begin
    case (state)
    S0: if (x in) {next state, y} = {S1, 1'b0}; else {next state, y} = {S0, 1'b0};
    S1: if (x_in) {next_state, y} = {S2, 1'b0}; else {next_state, y} = {S1, 1'b0};
    S2: if (x_in) {next_state, y} = {S3, 1'b0}; else {next_state, y} = {S2, 1'b0};
    S3: if (x_in) {next_state, y} = {S0, 1'b1}; else {next_state, y} = {S3, 1'b0};
    endcase
                                       103, ith exist output
```

MEALY MODE WITH THREE-STAGES (最清晰)

```
module mealy_3b(input clk, rst_n, x_in, output[1:0] state, next_state, output y)
reg [1:0] state, next state;
                                                                                    Mealy Machine
reg v:
parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
always @(posedge clk, negedge rst n) begin...
                                                                                                                     Output
                                                                              Next State
                                                                                                                                    Outputs
                                                                                                 State
                                                                             Combinational
                                                                                                                  Combinational
                                                                                                                                   (Mealy-type)
always @(state, x_in) begin...
                                                                                                Register
                                                                                Logic
                                                                                                                     Logic
always @(state, x in) begin ...
                                                                                        Clock .
endmodule
```

```
always @(state, x_in) begin
   case(state)
S0: if(x_in) next_state = S1; else next_state = S0;
S1: if(x_in) next_state = S2; else next_state = S1;
S2: if(x_in) next_state = S3; else next_state = S2;
S3: if(x_in) next_state = S0; else next_state = S3; endcase
end
```

```
always @(posedge clk,negedge rst_n) begin
    if("rst_n)
    begin
        state <= S0;
        y <= 1'b0;
    end
    else
        state <= next_state;</pre>
```


```
always @(state, x_in) begin
  case(state)
  S0, S1, S2: y=1'b0;
  S3: if(x_in) y=1'b1; else y=1'b0;
  endcase
end
```

MEALY MODE WITH 1-STAGE(NOT SUGGESTED)

```
timescale lns / lps
module mealy 1b(input clk, rst n, x in, output[1:0] state, output y);
reg [1:0] state;
reg v:
parameter S0=2' b00, S1=2' b01, S2=2' b10, S3=2' b11:
always @(posedge clk, negedge rst_n) begin
    if ("rst n)
    begin
        state <= S0:
                                                               Inputs -
        v <= 1'b0:
    end
    else
    case(state)
    S0: if (x in) {state, y} <= {S1, 1'b0}; else {state, y} <= {S0, 1'b0};
    S1: if (x_in) {state, y} <= {S2, 1'b0}; else {state, y} <= {S1, 1'b0};
    S2: if (x_in) {state, y} <= {S3, 1'b0}; else {state, y} <= {S2, 1'b0};
    S3: if(x_in) {state,y} <= {S0,1'b1}; else {state,y} <= {S3,1'b0};
    endcase
end
endmodule
```

易发生错误

Is it ok to implement a mealy mode circuit by using 1-stage?
Why?



SIMULATION ON ONE,TWO &THREE STAGE OF MEALY

Are the behaviors of circuits implemented by one stage, two stage and three stage on mealy FSM are same? Which one(s) is(are) correct? Which one(s) is(are) wrong?

	Name	Value	0 ns 10 ns	20 ns	30 ns	40 ns	50 ns	60 ns
	¹å clk	1						
	™ rst_n	1						
	™ x_in	1						
	u1s[1:0		0 X	2 X	3	X	Χ	2
•	₩ u2s[1:0		0 X 1 X	2 \	3	X	χ	2
•	u 2n0]		0 X 1 X 2 X	<u> </u>	Х 3	0 X	χ :	Х 3
•	₩ u3s[1:0		(2 X	3	χα	X	2
•	₩ u3n0]		0 1 2	\$ X 0	3	0 X	X ?	Д 3
5		0						
		0						
	₩ y3	0						
).								

PRACTICE1 (TEAM WORK)

- How many states in YOUR project, how does the state transmit from one to another? Draw the state transition diagram
- What's the type of FSM for your project? Implement the FSM to describe the state transition and the output in verilog.

PRACTICE2

A circuit has 2 inputs ($x_i(5bit-width)$, clk) and 1 output($y_i(y_i)$. The circuit get the state of x_i at every posedge of clk, lf the total number of received 1 is a multiple of 5, then $y_i(y_i)$ then $y_i(y_i)$ to the $y_i(y_i)$ then $y_i(y_i)$ to the $y_$

- 1. Do the design by using behavior modeling in verilog. Is this a moore mode or mealy mode? Try to implement the circuit by two-stages and three-stages respectively.
- 2. Build testbench and verify the function on this sequential circuit.
- 3. Try to implement the circuit on Minisys board

PRACTICE3

A sequential circuit consists of three D flip-flops A , B and C, an input x_in .

while $x_in : 0$, the state of the circuit remains unchanged;

while x_{in} : 1, the state of the circuit passes through 001, 010, 100, and then back to 001, so the cycle.

- 1. Do the design by using behavior modeling in verilog. Is this a moore mode or mealy mode? Try to implement the circuit by two-stages.
- 2. Build testbench and verify the function on this sequential circuit.
- 3. Try to implement the circuit on Minisys board