


Integer Addition

- Example: $7 + 6$



- Overflow please write down the

- 8-bit signed integer addition:
- $0100\ 0000_{bin} + 0100\ 0000_{bin} = ?$
- $1000\ 0000_{bin} + 1000\ 0000_{bin} = ?$
- $0100\ 0000_{bin} + 1100\ 0000_{bin} = ?$
- $1100\ 0000_{bin} + 1100\ 0000_{bin} = ?$

Please write down the equations in binary and decimal.

Overflow

- Examples in last page:

- 8-bit signed integer range: $-128 \sim 127$
- $0100\ 0000_{bin} + 0100\ 0000_{bin} = 1000\ 0000_{bin}$ $64 + 64 = -128$ Overflow
- $1000\ 0000_{bin} + 1000\ 0000_{bin} = (1)0000\ 0000_{bin}$ $-64 + (-64) = 0$ Overflow
- $0100\ 0000_{bin} + 1100\ 0000_{bin} = (1)0000\ 0000_{bin}$ $64 + (-64) = 0$ No overflow
- $1100\ 0000_{bin} + 1100\ 0000_{bin} = (1)1000\ 0000_{bin}$ $-64 + (-64) = -128$ No overflow

- Overflow if result out of range


- no overflow, if adding +ve and -ve operands
- Overflow, if
 - Adding two +ve operands, get -ve operand
 - Adding two -ve operands, get +ve operand

计算机中数字都以补码保存。
都以补码表达能使加减都变成加。
有无超出进位不是判断overflow的标准。


一正一负相加不会 overflow

两正变负/两负变正即 overflow


1-bit Adder



Inputs			Outputs		Comments
a	b	CarryIn	CarryOut	Sum	
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	$1 + 1 + 1 = 11_{two}$



1-bit adder – version 1





1-bit adder – version 2

1-bit ALU

- ALU: arithmetic logical unit

- 1-bit ALU and 32-bit ALU

- ◆ If $op = 0$, $o = a \& b$ (and)
- ◆ If $op = 1$, $o = a \mid b$ (or)
- ◆ If $op = 2$, $o = a + b$ (add)



Integer Subtraction

- Add negation of second operand

- Example: $7 - 6 = 7 + (-6)$

$$\begin{array}{r} +7: 0000\ 0000\dots 0000\ 0111 \\ -6: \underline{1111\ 1111\dots 1111\ 1010} \\ +1: 0000\ 0000\dots 0000\ 0001 \end{array}$$

- Overflow if result out of range

- ◆ No overflow, if subtracting two +ve or two -ve operands
- ◆ Overflow, if:
 - Subtracting +ve from -ve operand, and the result sign is 0 (+ve)
 - Subtracting -ve from +ve operand, and the result sign is 1 (-ve)

两正 / 两负都不会 overflow

负减正 / 正减负都会 overflow

Dealing with overflow

- Some languages (e.g., C) ignore overflow
 - Use MIPS addu, addiu, subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
 - Use MIPS add, addi, sub instructions
 - On overflow, invoke exception handler
 - Save PC in exception program counter (EPC) register
 - Jump to predefined handler address
 - mfc0 (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action
- Note: addiu: "u" means it doesn't generate overflow exception, but the immediate can be a signed number

C语言不会检查 overflow

这类语言对应在MIPS中用addu等。

Ada、Fortran会检查 overflow。
这类语言对应在MIPS中用add等。

u 即代表不会引起 overflow, 但可以是有符号数。

Arithmetic for Multimedia - SIMD

- Graphics and media processing operates on vectors of 8-bit and 16-bit data

- ◆ Use 64-bit adder, with partitioned carry chain
 - Operate on 8×8 -bit, 4×16 -bit, or 2×32 -bit vectors
- ◆ SIMD (single-instruction, multiple-data)
- ◆ addv rd, rs, rt addiv rd, rs, l

8-bit							
=							

用一条指令，同时对多个数据操作。

8个部分都隔离开，分别并行进行，每个 8-bit 互不影响。

Arithmetic for Multimedia - Saturating Operation

Pixel representation:

- RGB, each using 8 bit to represent, range: 0-255

Saturating operations

- On overflow, result is largest representable value
 - Instead of 2s-complement modulo arithmetic
- E.g., change the volume and brightness in audio or video
- Original brightness of three pixels: 100, 150, 200, make them brighter by adding 100, the result should be 200, 250, 44? Or 200, 250, 255?



图片中每个像素点都由3 byte表示，分别表示RGB。
范围为0~255

一般的加法就会200, 250, 44


但saturating addition 会是200, 250, 255
(即当overflow时就会到范围内最大值)

Multiplication


- Start with long-multiplication approach



Multiplicand每次左移一位，Multiplier每次右移一位。
Control test与Multiplier的最右位一样。




当control test为1时将Multiplicand与product相加,否则什么都不做。
当Multiplicand移到尽头即停止。



Optimized Multiplier

- Perform steps in parallel: add/shift



- The multiplier is initially stored in the **right half** of product register
- check the 0th bit in Product register, if 1, add left half of product with multiplicand
- the sum keeps shifting right
- at every step, number of bits in product + multiplier = 64, hence, they share a single 64-bit register
- for signed multiplication, it also works

与上面未优化的都需要32个时钟周期。

product左右两半是同时右移的。


初始时, product 的右半部分是multiplier, 左半为0。

若product的最低位为1, 则将multiplicand加到product右半部分。然后product右移一位。

若product的最低位为0, 则product直接右移一位。


当product右移32位后结束。

Faster Multiplier




- Uses multiple pipelined adders

- Cost/performance tradeoff



- Can be pipelined

- Several multiplication performed in parallel



MIPS Multiplication

- Two 32-bit registers for product

- HI: most-significant 32 bits
- LO: least-significant 32-bits

- Instructions


- mult rs, rt / multu rs, rt**
 - 64-bit product in HI/LO
- mfhi rd / mflo rd**
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
- mul rd, rs, rt**
 - Least-significant 32 bits of product → rd

空间换时间

这个能并行，但花的模块并没有更多。

乘出来的64-bit会存在HI和LO这两个寄存器中。

Division




n -bit operands yield n -bit quotient and remainder

- Check for 0 divisor
- Long division approach
 - ◆ If divisor \leq dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - ◆ Do the subtract, and if remainder goes < 0 , add divisor back
- Signed division
 - ◆ Divide using absolute values
 - ◆ Adjust sign of quotient and remainder as required


■ Divide 7_{dec} ($0000\ 0111_{bin}$) by 2_{dec} (0010_{bin})

Iter	Step	Quot	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	Rem = Rem - Div Rem < 0 \rightarrow +Div, shift 0 into Q Shift Div right	0000	0010 0000	1110 0111
2	Same steps as 1	0000	0010 0000	0000 0111
3	Same steps as 1	0000	0001 0000	1111 0111
4	Rem = Rem - Div Rem $\geq 0 \rightarrow$ shift 1 into Q Shift Div right	0000	0000 0100	0000 0011
5	Same steps as 4	0011	0000 0001	0000 0001


Division Hardware




每次 Remainder 都減一次 Divisor，若減後為負數，則加回一次 Divisor。Quotient 左移並右邊補 0。若減後為正數，則 Quotient 左移並右邊補 1。每次操作結束後 Divisor 右移。



2



Optimized Divider



- One cycle per partial-remainder subtraction
- Looks a lot like a multiplier!
 - ◆ Same hardware can be used for both

Signed Division

- $(+7) \div (-2) = (-3) \dots (+1)$
- $(-7) \div (-2) = (+3) \dots (-1)$
- The quotient is +, if the signs of divisor and dividend agrees, otherwise, quotient is -
- The sign of the remainder matches that of the dividend.

余数总与被除数符号相同

除法没有并行

Faster Division

- Can't use parallel hardware as in multiplier
 - ◆ Subtraction is conditional on sign of remainder
- Faster dividers (e.g. SRT devision) generate multiple quotient bits per step
 - ◆ Still require multiple steps

MIPS Division

- Use HI/LO registers for result
 - ◆ HI: 32-bit remainder
 - ◆ LO: 32-bit quotient
- Instructions
 - ◆ `div rs, rt / divu rs, rt`
 - ◆ No overflow or divide-by-0 checking
 - Software must perform checks if required
 - ◆ Use `mfhi, mflo` to access result