```
/**
      * simple controller for ISSI IS42S16160G-7 SDRAM found in DeO Nano
 2
 3
         16Mbit x 16 data bit bus (32 megabytes)
         Default options
 5
            133Mhz
 6
            CAS 3
7
8
         Very simple host interface
9
             * No burst support
10
             * haddr - address for reading and wriging 16 bits of data
11
             * data_input - data for writing, latched in when wr_enable is highz0
12
             * data_output - data for reading, comes available sometime
13
               *few clocks* after rd_enable and address is presented on bus
14
             * rst_n - start init ram process
15
             * rd_enable - read enable, on clk posedge haddr will be latched in,
16
               after *few clocks* data will be available on the data_output port
17
             * wr_enable - write enable, on clk posedge haddr and data_input will
18
               be latched in, after *few clocks* data will be written to sdram
19
      * Theory
20
21
         This simple host interface has a busy signal to tell you when you are
22
         not able to issue commands.
23
24
25
     module sdram_controller (
         /* HOST INTERFACE */
26
27
         wr_addr,
28
         wr_data,
29
         wr_enable,
30
31
          rd_addr,
32
          rd_data,
33
          rd_ready
34
          rd_enable,
35
36
          busy, rst_n, clk,
37
38
          /* SDRAM SIDE */
39
          addr, bank_addr, data, clock_enable, cs_n, ras_n, cas_n, we_n,
40
          data_mask_low, data_mask_high
41
     );
42
     /* Internal Parameters */
43
     parameter ROW_WIDTH = 9;
parameter COL_WIDTH = 9;
parameter BANK_WIDTH = 2;
44
45
46
47
48
     parameter SDRADDR_WIDTH = ROW_WIDTH > COL_WIDTH ? ROW_WIDTH : COL_WIDTH;
49
     parameter HADDR_WIDTH = BANK_WIDTH + ROW_WIDTH + COL_WIDTH;
50
51
     parameter CLK_FREQUENCY = 25; // Mhz
     parameter REFRESH_TIME = 32; // ms (how often we need to refresh)
parameter REFRESH_COUNT = 8192; // cycles (how many refreshes required per refresh time)
     parameter REFRESH_TIME = 32;
52
53
     // clk / refresh = clk / sec
55
                         , sec / refbatch
56
     //
                         , ref / refbatch
57
     localparam CYCLES_BETWEEN_REFRESH = ( CLK_FREQUENCY
58
59
                                                * 1_000
                                                * REFRESH_TIME
60
61
                                              ) / REFRESH_COUNT;
62
63
     // STATES - State
     localparam IDLE
                            = 5'b00000;
64
65
     localparam INIT_NOP1 = 5'b01000,
66
                 INIT_PRE1 = 5'b01001,
67
                 INIT_NOP1_1=5'b00101,
68
69
                 INIT_REF1 = 5'b01010,
                 INIT_NOP2 = 5'b01011,
70
```

```
INIT_REF2 = 5'b01100,
 71
 72
                  INIT_NOP3 = 5'b01101,
 73
                  INIT_LOAD = 5'b01110,
 74
                  INIT_NOP4 = 5'b01111;
 75
 76
      localparam REF_PRE =
                              5'b00001,
                               5'b00010,
 77
                  REF_NOP1 =
                               5'b00011,
 78
                  REF_REF =
 79
                  REF_NOP2 =
                              5'b00100;
 80
 81
      localparam READ\_ACT = 5'b10000,
 82
                  READ_NOP1 = 5'b10001,
 83
                  READ_CAS = 5'b10010,
 84
                  READ_NOP2 = 5'b10011,
 85
                  READ_READ = 5'b10100;
 86
      localparam WRIT_ACT = 5'b11000,
 87
 88
                  WRIT_NOP1 = 5'b11001,
 89
                  WRIT\_CAS = 5'b11010,
 90
                  WRIT_NOP2 = 5'b11011;
 91
      // Commands
 92
                                 CCRCWBBA
 93
                                 ESSSE100
      //
 94
      localparam CMD_PALL = 8'b10010001,
 95
                  CMD_REF
                           = 8'b10001000
 96
                           = 8'b10111000,
                  CMD_NOP
                           = 8'b1000000x,
 97
                  CMD_MRS
                  CMD\_BACT = 8'b10011xxx,
 98
 99
                  CMD_READ = 8'b10101xx1,
                  CMD_WRIT = 8'b10100xx1;
100
101
102
      /* Interface Definition */
103
      /* HOST INTERFACE */
104
      input
              [HADDR_WIDTH-1:0]
                                   wr_addr;
105
      input
              [15:0]
                                   wr_data;
106
      input
                                    wr_enable;
107
108
      input
              [HADDR_WIDTH-1:0]
                                    rd_addr;
109
      output [15:0]
                                    rd_data;
110
      input
                                    rd_enable;
111
      output
                                    rd_ready;
112
113
      output
                                    busy;
114
      input
                                    rst_n;
115
      input
                                    clk;
116
      /* SDRAM SIDE */
117
      output [SDRADDR_WIDTH-1:0] addr;
118
119
      output [BANK_WIDTH-1:0]
                                    bank_addr;
120
      inout
              [15:0]
                                    data;
121
                                    clock_enable;
      output
122
      output
                                    cs_n;
123
                                    ras_n;
      output
124
      output
                                    cas_n;
125
      output
                                    we_n;
126
                                    data_mask_low;
      output
127
                                    data_mask_high;
      output
128
129
      /* I/O Registers */
130
131
            [HADDR_WIDTH-1:0]
                                  haddr_r;
      reg
            [15:0]
132
      reg
                                 wr_data_r;
133
            [15:0]
      reg
                                  rd_data_r;
134
      reg
                                  busy;
135
      reg
                                  data_mask_low_r;
136
                                  data_mask_high_r;
      reg
137
          [SDRADDR_WIDTH-1:0]
                                 addr_r;
      reg
138
      reg [BANK_WIDTH-1:0]
                                  bank_addr_r;
139
                                  rd_ready_r;
      reg
140
```

```
141
      wire [15:0]
                                  data_output;
142
                                  data_mask_low, data_mask_high;
      wire
143
144
      assign data_mask_high = data_mask_high_r;
145
      assign data_mask_low = data_mask_low_r;
146
                               = rd_data_r;
      assign rd_data
147
148
      /* Internal Wiring */
149
      reg [3:0] state_cnt;
150
      reg [9:0] refresh_cnt;
151
152
      reg [7:0] command;
      reg [4:0] state;
153
154
155
      // TODO output addr[6:4] when programming mode register
156
157
      reg [7:0] command_nxt;
158
      reg [3:0] state_cnt_nxt;
159
      reg [4:0] next;
160
161
      assign {clock_enable, cs_n, ras_n, cas_n, we_n} = command[7:3];
      // state[4] will be set if mode is read/write
162
                              = (state[4]) ? bank_addr_r : command[2:1];
163
      assign bank_addr
164
      assign addr
                               = (state[4] | state == INIT_LOAD) ? addr_r : {
      {SDRADDR_WIDTH-11{1'b0}}, command[0], 10'd0 };
165
166
      assign data = (state == WRIT_CAS) ? wr_data_r : 16'bz;
167
      assign rd_ready = rd_ready_r;
168
169
      // HOST INTERFACE
170
      // all registered on posedge
171
      always @ (posedge clk)
172
        if (~rst_n)
173
           begin
174
           state <= INIT_NOP1;</pre>
175
           command <= CMD_NOP;</pre>
176
           state_cnt <= 4'hf;</pre>
177
178
           haddr_r <= {HADDR_WIDTH {1'b0}};</pre>
179
           wr_data_r \ll 16'b0;
           rd_data_r <= 16'b0;
busy <= 1'b0;
180
181
182
           end
183
        else
184
           begin
185
186
           state <= next;</pre>
187
           command <= command_nxt;</pre>
188
189
           if (!state_cnt)
190
             state_cnt <= state_cnt_nxt;</pre>
191
           else
             state_cnt <= state_cnt - 1'b1;</pre>
192
193
194
           if (wr_enable)
195
             wr_data_r <= wr_data;</pre>
196
197
           if (state == READ_READ)
198
             begin
199
             rd_data_r <= data;</pre>
200
             rd_ready_r <= 1'b1;
201
             end
202
           else
203
             rd_ready_r <= 1'b0;
204
205
           busy <= state[4];</pre>
206
207
           if (rd_enable)
208
             haddr_r <= rd_addr;
209
           else if (wr_enable)
```

```
210
             haddr_r <= wr_addr;
211
212
          end
213
214
      // Handle refresh counter
215
      always @ (posedge clk)
216
       if (~rst_n)
217
         refresh_cnt <= 10'b0;
218
       else
219
         if (state == REF_NOP2)
220
            refresh_cnt <= 10'b0;
221
         else
222
            refresh_cnt <= refresh_cnt + 1'b1;
223
224
225
      /* Handle logic for sending addresses to SDRAM based on current state*/
226
      always @*
227
      begin
228
           if (state[4])
229
             {data_mask_low_r, data_mask_high_r} = 2'b00;
230
          else
231
             {data_mask_low_r, data_mask_high_r} = 2'b11;
232
233
         bank_addr_r = 2'b00;
234
         addr_r = \{SDRADDR_width\{1'b0\}\};
235
236
         if (state == READ_ACT | state == WRIT_ACT)
237
            begin
            bank_addr_r = haddr_r[HADDR_WIDTH-1:HADDR_WIDTH-(BANK_WIDTH)];
238
239
            addr_r = haddr_r[HADDR_WIDTH-(BANK_WIDTH+1):HADDR_WIDTH-(BANK_WIDTH+ROW_WIDTH)];
240
241
         else if (state == READ_CAS | state == WRIT_CAS)
242
            begin
243
            // Send Column Address
244
            // Set bank to bank to precharge
245
            bank_addr_r = haddr_r[HADDR_WIDTH-1:HADDR_WIDTH-(BANK_WIDTH)];
246
247
            // Examples for math
248
            //
                                    ROW
                                            COL
                              BANK
            // HADDR_WIDTH
249
                              2 +
                                    13 +
                                                = 24
250
            // SDRADDR_WIDTH 13
251
252
            // Set CAS address to:
253
                 Os,
254
                 1 (A10 is always for auto precharge),
255
                 Os,
            //
256
                 column address
257
            addr_r = {
258
                       \{SDRADDR\_WIDTH-(11)\{1'b0\}\},\
                                                      /* A10 */
259
260
                       \{10-COL\_WIDTH\{1'b0\}\},\
                      haddr_r [COL_WIDTH-1:0]
261
262
                      };
263
            end
264
         else if (state == INIT_LOAD)
265
266
            // Program mode register during load cycle
267
            //
                                                           C
                                                              SB
                                                       В
            //
268
                                                           A EUR
                                                       R
269
            //
                                                       S
                                                           S-3Q ST
270
                                                           654L210
                                                        т
271
            addr_r = \{\{SDRADDR_wIDTH - 10\{1'b0\}\}, 10'b1000110000\};
272
            end
273
      end
274
275
      // Next state logic
276
      always @*
277
      begin
278
         state\_cnt\_nxt = 4'd0;
279
         command_nxt = CMD_NOP;
```

```
280
         if (state == IDLE)
281
               // Monitor for refresh or hold
282
               if (refresh_cnt >= CYCLES_BETWEEN_REFRESH)
283
284
                 next = REF_PRE;
285
                 command_nxt = CMD_PALL;
286
               else if (rd_enable)
287
288
                 begin
289
                 next = READ_ACT;
290
                 command_nxt = CMD_BACT;
291
                 end
292
               else if (wr_enable)
293
                 begin
294
                 next = WRIT_ACT;
295
                 command_nxt = CMD_BACT;
296
                 end
               else
297
298
                 begin
299
                 // HOLD
300
                 next = IDLE;
301
                 end
302
           else
303
             if (!state_cnt)
304
               case (state)
305
                 // INIT ENGINE
306
                 INIT_NOP1:
307
                   begin
308
                    next = INIT_PRE1;
309
                    command_nxt = CMD_PALL;
310
                    end
311
                 INIT_PRE1:
312
                   begin
313
                   next = INIT_NOP1_1;
314
                   end
315
                 INIT_NOP1_1:
316
                   begin
317
                    next = INIT_REF1;
318
                    command_nxt = CMD_REF;
319
                    end
320
                 INIT_REF1:
321
                   begin
322
                    next = INIT_NOP2;
323
                    state\_cnt\_nxt = 4'd7;
324
                    end
325
                 INIT_NOP2:
                   begin
326
327
                   next = INIT_REF2;
328
                    command_nxt = CMD_REF;
329
                    end
330
                 INIT_REF2:
331
                   begin
332
                   next = INIT_NOP3;
333
                   state\_cnt\_nxt = 4'd7;
334
                   end
335
                 INIT_NOP3:
336
                   begin
337
                   next = INIT_LOAD;
338
                   command_nxt = CMD_MRS;
339
                   end
340
                 INIT_LOAD:
341
                   begin
342
                   next = INIT_NOP4;
343
                   state\_cnt\_nxt = 4'd1;
344
                   end
                 // INIT_NOP4: default - IDLE
345
346
                 // REFRESH
347
348
                 REF_PRE:
349
                    begin
```

```
350
                   next = REF_NOP1;
351
                   end
352
                 REF_NOP1:
353
                   begin
354
                   next = REF_REF;
355
                   command_nxt = CMD_REF;
356
                   end
357
                 REF_REF:
358
                   begin
359
                   next = REF_NOP2;
360
                   state\_cnt\_nxt = 4'd7;
361
362
                 // REF_NOP2: default - IDLE
363
364
                 // WRITE
365
                 WRIT_ACT:
366
                   begin
367
                   next = WRIT_NOP1;
368
                   state\_cnt\_nxt = 4'd1;
369
                   end
370
                 WRIT_NOP1:
371
                   begin
372
                   next = WRIT_CAS;
373
                   command_nxt = CMD_WRIT;
374
                   end
375
                 WRIT_CAS:
376
                   begin
                   next = WRIT_NOP2;
377
378
                   state\_cnt\_nxt = 4'd1;
379
380
                 // WRIT_NOP2: default - IDLE
381
382
                 // READ
383
                 READ_ACT:
384
                   begin
385
                   next = READ_NOP1;
386
                   state\_cnt\_nxt = 4'd1;
387
                   end
388
                 READ_NOP1:
389
                   begin
390
                   next = READ_CAS;
391
                   command_nxt = CMD_READ;
392
                    end
393
                 READ_CAS:
394
                   begin
395
                   next = READ_NOP2;
396
                   state\_cnt\_nxt = 4'd1;
397
                   end
398
                 READ_NOP2:
399
                   begin
400
                   next = READ\_READ;
401
                 // READ_READ: default - IDLE
402
403
404
                 default:
405
                   begin
406
                   next = IDLE;
407
                   end
408
                 endcase
409
             else
410
               begin
411
               // Counter Not Reached - HOLD
412
               next = state;
413
               command_nxt = command;
414
               end
415
      end
416
417
      endmodule
418
```