Ain Shams University Faculty of Engineering CHEP- CESS

Mohammed Ehab Elsaeed 16P8160 m.elsaeed1998@gmail.com

Electronic Design Automation
CSE 215
Digital Access Control Finite State Machine
Project 1

Introduction

The purpose of this document is to illustrate the usage of Alliance tools to synthesise the digital access control finite state machine created in project one.

Table of Contents

- 1- Code Modification for Alliance
- 2- BOOM Outputs Comparison
- 3- LOON Outputs Comparison
- 4- LOON Netlist of Chosen State Encoding
- 5- Delay Simulation After FLATBEH and PROOF.
- 6- SCAPIN Netlist
- 7- Simulation of FSM Using Behavioural, LOON's and SCAPIN's structural Components.
- 8- Test of scan-path
- 9- Appendix
 - 1- Makefile
 - 2- Paramfile
 - 3- .path file
 - 4- FLATBEH log
 - 5- PROOF log
 - 6- LOON's and SCAPIN's Structural Components and FSM's Behavioural Component Comparison-Based-Testbench

1- Code Modification for Alliance

For Alliance tools to work, I had to make a slight modification to my FSM's VHDL Code.

For Alliance:

```
when others =>
    assert ('1')
    report "Invalid state";
```

For Symphony EDA (ModelSim Equivalent):

```
when others =>
    assert false
    report "Invalid state"
    severity failure;
```

SYF never accepted the "assert false" statement.

2- BOOM Outputs Comparison

Encoding	Α	J	М	0	R
Final Literals	92	95	78	100	90

3- LOON Outputs Comparison


Encoding	Α	J	M	0	R
Critical Path Delays	2363	3156	2584	3022	3015
Areas	80750	86250	70250	103000	82000

Decision: Encoding **M** was chosen.


Justification: It has the lowest area and the 2nd lowest delay among other encodings.

Paramfile is in the appendix.

4- LOON Netlist of Chosen Encoding



5- Delay Simulation After FLATBEH and PROOF.




Terminal Output:

```
ASSERT: ERROR at 320 ns+0: FSM PASSED ALL TEST SUCCESSFULLY.


At Phase 2/Post Alliance Files/all_tb.vhd: (line 274)

Instance = :all_tb(all_tb_behav):
Simulation stopped at: 330 ns
Elapsed Time: 00h:00m:00s:176ms
%
```

6- SCAPIN Netlist



7- Simulation of FSM Using Behavioural, LOON's and SCAPIN's structural Components.



```
ASSERT: ERROR at 320 ns+0: FSM PASSED ALL TEST SUCCESSFULLY.


At Phase 2/Post Alliance Files/all_tb.vhd: (line 274)

Instance = :all_tb(all_tb_behav):
Simulation stopped at: 330 ns
Elapsed Time: 00h:00m:00s:270ms

%
```

Comments: The Structural Components produced by SCAPIN and LOON have delays unlike the initial behavioural component. These delays, however, cause no problems as they are within half a clock period.

8- Test of scan-path



```
ASSERT: ERROR at 640 ns+0: SCANPATH PASSED ALL TEST SUCCESSFULLY.

At Phase 2/Post Alliance Files/all_tb.vhd: (line 90)

Instance = :all_tb(all_tb_behav):
Simulation stopped at: 660 ns
Elapsed Time: 00h:00m:00s:203ms
%
```

9- Appendix

1- Makefile

```
all_syf: sdeta.vbe \
    sdetj.vbe \
    sdetm.vbe \
    sdeto.vbe \
    sdetr.vbe
        @echo "<-- SYF DONE"</pre>
all_boom: sdeta_b.vbe \
    sdetj_b.vbe \
    sdetm b.vbe \
    sdeto_b.vbe \
    sdetr b.vbe
        @echo "<-- BOOM DONE"
sdet_boog : sdeta_b.vst \
    sdetj_b.vst \
    sdetm b.vst \
    sdeto b.vst \
    sdetr b.vst
        @echo "<-- BOOG DONE"</pre>
sdet_loon : sdeta_b_l.vst \
    sdetj_b_1.vst \
```

```
sdetm_b_l.vst \
    sdeto b l.vst \
    sdetr b l.vst
        @echo "<-- LOON DONE"</pre>
vhd_to_fsm:
    rename .vhd .fsm *.vhd
 scan.vst : %.vst scan.path
    @echo " scan-path insertion -> $@ "
    scapin -VRB $* scan $* scan > scapin.out
 6 b l net.vbe : % b l.vst %.vbe
    @echo " Formal checking -> $@ "
    flatbeh $*_b_1 $*_b_1_net > $*_flatbeh.out
    proof -d $* $* b 1 net > $* proof.out
%.vst : %.vbe paramfile.lax
    @echo " Logical Synthesis -> $@ "
    boog -x 1 -l paramfile $* > $* boog.out
% l.vst : %.vst paramfile.lax
    @echo " Netlist Optimization -> $@ "
    loon -x 1 $* $* 1 paramfile > $* loon.out
% b.vbe: %.vbe
    @echo "
                Boolean Optimization -> $@"
```

```
boom -V -d 50 $* $*_b > $*_boom.out
sdeta.vbe: sdet.fsm
   @echo " Encoding Synthesis -> sdeta.vbe"
   syf -CEV -a sdet
sdetj.vbe: sdet.fsm
   @echo " Encoding Synthesis -> sdetj.vbe"
   syf -CEV -j sdet
sdetm.vbe: sdet.fsm
    @echo " Encoding Synthesis -> sdetm.vbe"
   syf -CEV -m sdet
sdeto.vbe: sdet.fsm
   @echo " Encoding Synthesis -> sdeto.vbe"
   syf -CEV -o sdet
sdetr.vbe: sdet.fsm
   @echo " Encoding Synthesis -> sdetr.vbe"
   syf -CEV -r sdet
clean:
   rm -f *.out *.vbe *.enc *~
   @echo "Erase all the files generated by the makefile"
```

2- Paramfile

```
#M{2}
   #L{2}
   #C{
   door:100;
   alarm:100;
3- .Path File
   BEGIN_PATH_REG
   dac_current_state_0_ins
   dac_current_state_1_ins
   dac_current_state_2_ins
   END_PATH_REG
```

BEGIN_CONNECTOR

SCAN_OUT scanout

SCAN_IN scanin

SCAN_TEST test

END_CONNECTOR

```
@@@@@@@@@
                @@@@
                                          @@@
                  @@
                                                                @@
       @@
                                            @@
                                                 @@
       @@
                  @@
                                   @@
                                            @@
                                                  @@
                                                                @@
                  @@
                                   @@
       @@
                         @@@@
                                            @@
                                                  @@
                                                       @@@@@
                                                                @@ @@@
       @@
                  @@
                        @@
                                 aaaaaaaaaaaaa
                                            @@
                                                 @@
                                                                @@@
                                                                     @@
       @@@@@@
                  @@
                        @@
                                            @@@@@@
                                                     @@
                                                            @@
                                   @@
                                                                      @@
                  @@
                          @@@@@
                                   @@
                                                     @@@@@@@@@
                                                                      @@
       @@
                                            @@
                                                                @@
       @@
                  @@
                        @@
                                   @@
                                            @@
                                                  @@ @@
                                                                @@
                                                                      @@
                             @@
       @@
                  @@
                             @@
                                   @@
                                            @@
                                                                @@
                                                                      @@
                       @@
                                                  @@ @@
       @@
                  @@
                            @@@
                                   @@
                                            @@
                                                                      @@
                                                                @@
                                                      @@
     @@@@@@
                @@@@@@
                        @@@@
                              @@
                                    @@@@
                                          @@@@
                                                               @@@@
                                                                     @@@@
                             a netlist abstractor
          Alliance CAD System 5.0 20090901, flatbeh 5.0 [2000/11/01]
          Copyright (c) 1993-2019,
                                                     ASIM/LIP6/UPMC
          Author(s):
                                    Franoois DONNET, Huu Nghia VUONG
          E-mail
                                         alliance-users@asim.lip6.fr
                               Environnement ============
     MBK WORK LIB
    MBK CATA LIB
::/usr/lib64/alliance/cells/sxlib:/usr/lib64/alliance/cells/dp sxlib:/usr/lib64/alliance/cells/rflib:
/usr/lib64/alliance/cells/rf2lib:/usr/lib64/alliance/cells/ramlib:/usr/lib64/alliance/cells/romlib:/u
sr/lib64/alliance/cells/pxlib:/usr/lib64/alliance/cells/padlib
```

```
MBK_CATAL_NAME
                   = CATAL
    Netlist file
                   = sdetm b l.vst
   Output file
                   = sdetm b l net.vbe
    ______
Loading './sdetm b l.vst'
flattening figure sdetm_b_l
loading nao2o22_x1
loading nxr2 x1
loading inv x4
loading na4 x1
loading ao22 x2
loading oa22 x2
loading inv x2
loading sff1_x4
loading no3 x1
loading o3 x2
loading o2 x2
loading na2 x1
loading na3 x1
loading a2 x2
loading noa22 x1
loading nao22 x1
loading o4 x2
loading no2 x1
Restoring array's orders
BEH : Saving 'sdetm b l net' in a vhdl file (vbe)
```

```
@@@
                    @@
                @@
                @@
                     @@
                                                       @@
                                   @@@
                                           @@@
                @@
                     @@ @@@ @@@
                                                    @@
                @@
                                          @@
                                                  @@@@@@@@
                         @@@
                             @@
                                 @@
                                     @@
                                              @@
                @@@@@
                             @@
                                @@
                         @@
                                      @@
                                         @@
                                               @@
                                                    @@
                @@
                         @@
                                @@
                                      @@ @@
                                               @@
                                                    @@
                @@
                                @@
                                      @@ @@
                                               @@
                                                    @@
                         @@
                @@
                                @@
                                               @@
                                                    @@
                         @@
                                      @@ @@
                @@
                                                    @@
                         @@
                                          @@
              @@@@@@
                        @@@@
                                   @@@
                                            @@@
                                                  @@@@@@
                              Formal Proof
                 Alliance CAD System 5.0 20090901, proof 5.0
                 Copyright (c) 1990-2019,
                                          ASIM/LIP6/UPMC
                             : alliance-users@asim.lip6.fr
                 E-mail
MBK WORK LIB
MBK CATA LIB
.:/usr/lib64/alliance/cells/sxlib:/usr/lib64/alliance/cells/dp sxlib:/usr/lib64/alliance/cells/rflib:/u
sr/lib64/alliance/cells/rf2lib:/usr/lib64/alliance/cells/ramlib:/usr/lib64/alliance/cells/romlib:/usr/l
ib64/alliance/cells/pxlib:/usr/lib64/alliance/cells/padlib
============= Files, Options and Parameters =================
```

```
First VHDL file = sdetm.vbe
Second VHDL file = sdetm b l net.vbe
The auxiliary signals are erased
Errors are displayed
Compiling 'sdetm' ...
Compiling 'sdetm b l net' ...
---> final number of nodes = 343(127)
Running Abl2Bdd on `sdetm b l net`
     Formal proof with Ordered Binary Decision Diagrams between
     './sdetm' and './sdetm_b_l_net'
Formal Proof : OK
```

6- LOON's and SCAPIN's Structural Components and FSM's Behavioural Component Comparison-Based-Testbench

```
entity all_tb is
   end all_tb;
   architecture all_tb_behav of all_tb is
       component dac is
           port (
                                bit;
              reset
                      : in
              day_time : in
                                bit;
                                bit_vector(3 downto 0);
              code : in
              door : out
                                bit;
              alarm : out
                                bit;
              clk : in
                                bit;
              vdd : in
                                bit;
              vss : in
                                bit
           );
       end component dac;
       component dac_loon is
           port (
              reset : in
                                bit;
              day time : in
                                bit:
              code
                      : in
                                bit_vector(3 downto 0);
                                bit:
              door : out
              alarm : out
                                bit;
              clk
                    : in
                                bit;
                       : in
                                bit;
              vdd
                       : in
                                bit
              VSS
```

```
);
end component dac_loon;
component dac_scan is
   port (
                          bit;
       reset : in
       day time : in
                          bit;
       code
                : in
                          bit_vector(3 downto 0);
                          bit;
       door
                : out
                          bit;
       alarm
             : out
       clk
                : in
                          bit;
       vdd
                : in
                          bit;
                : in
                          bit;
       VSS
       scanin
              : in
                          bit;
                : in
                          bit;
       test
                          bit
       scanout : out
    );
end component dac_scan;
signal reset
                   : bit;
signal day_time
                   : bit;
signal code
                   : bit_vector(3 downto 0);
signal door
                   : bit;
signal alarm
                   : bit;
signal door_loon
                   : bit;
signal alarm loon : bit;
signal door scan
                   : bit;
signal alarm_scan
                   : bit;
signal clk
                   : bit;
```

```
signal vdd
                 : bit := '1';
      signal vss
                   : bit := '0';
      signal scanin : bit := '0';
      signal test : bit := '0';
      signal scanout : bit := '0';
      : dac loon use entity work.sdetm_b_l(structural);
      for all
                    : dac_scan use entity work.sdetm_b_l_scan(structural);
      for all
      constant clk period : time
                                          := 20 ns:
      constant a : bit vector(3 downto 0) := "1010";
      constant b : bit_vector(3 downto 0) := "1011";
      constant scantest : bit vector := "0100010110100001100001011000010";
   begin
                      port map(reset, day time, code, door, alarm, clk, vdd, vss);
      dut
             : dac
      dut loon : dac loon port map(reset, day time, code, door loon, alarm loon, clk, vdd, vss);
      dut scan : dac scan port map(reset, day time, code, door scan, alarm scan, clk, vdd, vss,
scanin, test, scanout);
      process begin
         test <= '1';
         for i In 0 to scantest'length-1 loop
             scanin <= scantest(i);</pre>
            wait for clk period;
             if i>=2 then
```

```
Assert scanout=scantest(i-2)
                    Report "scanout does not follow scan in"
                    Severity error;
                end if;
            end loop;
            assert false
            report "SCANPATH PASSED ALL TEST SUCCESSFULLY."
                severity error;
            test<= '0';
            wait for clk period;
            reset <= '1';
            wait for clk period;
            assert door = door loon and alarm = alarm loon
            report "door loon != door OR alarm loon != alarm. Setting reset = 1 should reset the
circuit to its initial state"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door scan != door OR alarm scan != alarm. Setting reset = 1 should reset the
circuit to its initial state"
                severity failure;
```

```
reset <= '0';
            day time <= '0';</pre>
            code
                     <= x"5";
            wait for clk period;
            assert door = door loon and alarm = alarm loon
            report "door_loon != door OR alarm_loon != alarm. Entering a wrong code, should trigger the
alarm"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door scan != door OR alarm scan != alarm. Entering a wrong code, should trigger the
alarm"
                severity failure;
            wait for clk period;
            assert door = door_loon and alarm = alarm_loon
            report "door loon != door OR alarm loon != alarm. Waiting for a clock cycle, should reset
both door and alarm, to zero"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door_scan != door OR alarm scan != alarm. Waiting for a clock cycle, should reset
both door and alarm, to zero"
                severity failure;
            reset
                   <= '0';
            day time <= '1';</pre>
```

```
code
                    <= x"5";
            wait for clk period;
            assert door = door loon and alarm = alarm loon
            report "door_loon != door OR alarm_loon != alarm. Entering a wrong code, even during
daytime should trigger the alarm"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door_scan != door OR alarm_scan != alarm. Entering a wrong code, even during
daytime should trigger the alarm"
                severity failure;
            wait for clk period;
            assert door = door loon and alarm = alarm loon
            report "door loon != door OR alarm loon != alarm. Waiting for a clock cycle, should reset
both door and alarm, to zero"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door scan != door OR alarm scan != alarm. Waiting for a clock cycle, should reset
both door and alarm, to zero"
                severity failure;
                   <= '0';
            reset
            day time <= '0';</pre>
            code
                   <= O;
            wait for clk period;
```

```
assert door = door loon and alarm = alarm loon
            report "door loon != door OR alarm loon != alarm. Entering 'O' during night time should
trigger the alarm"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door scan != door OR alarm scan != alarm. Entering 'O' during night time should
trigger the alarm"
                severity failure;
            wait for clk period;
            assert door = door loon and alarm = alarm loon
            report "door loon != door OR alarm loon != alarm. Waiting for a clock cycle, should reset
both door and alarm, to zero"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door scan != door OR alarm scan != alarm. Waiting for a clock cycle, should reset
both door and alarm, to zero"
                severity failure;
            reset <= '0';
            day time <= '1';</pre>
            code
                     <= o:
            wait for clk period;
            assert door = door loon and alarm = alarm loon
```

```
report "door_loon != door OR alarm_loon != alarm. Entering 'O' during daytime should open
the door"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door scan != door OR alarm scan != alarm. Entering 'O' during daytime should open
the door"
                severity failure;
            wait for clk period;
            assert door = door loon and alarm = alarm loon
            report "door loon != door OR alarm loon != alarm. Waiting for a clock cycle, should reset
both door and alarm, to zero"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door scan != door OR alarm scan != alarm. Waiting for a clock cycle, should reset
both door and alarm, to zero"
                severity failure;
            reset <= '0';
            day time <= '0';</pre>
            code
                     <= x"2";
            wait for clk period;
            assert door = door loon and alarm = alarm loon
            report "door loon != door OR alarm loon != alarm. Entering 2 neither opens the door, nor
triggers the alarm"
```

```
severity failure;
            assert door = door scan and alarm = alarm scan
            report "door_scan != door OR alarm_scan != alarm. Entering 2 neither opens the door, nor
triggers the alarm"
                severity failure;
            reset <= '0';
            day time <= '0';</pre>
            code <= x"6";
            wait for clk period;
            assert door = door loon and alarm = alarm loon
            report "door_loon != door OR alarm_loon != alarm. Entering 2, 6 neither opens the door, nor
triggers the alarm"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door scan != door OR alarm_scan != alarm. Entering 2, 6 neither opens the door, nor
triggers the alarm"
                severity failure;
            reset <= '0';
            day time <= '1';</pre>
            code
                     <= a:
            wait for clk period;
            assert door = door loon and alarm = alarm loon
```

```
report "door loon != door OR alarm loon != alarm. Entering 2, 6, A neither opens the door,
nor triggers the alarm, switching daytime to 1 and not pressing 'O', will not open the door nor
trigger the alarm"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door scan != door OR alarm_scan != alarm. Entering 2, 6, A neither opens the door,
nor triggers the alarm, switching daytime to 1 and not pressing 'O', will not open the door nor
trigger the alarm"
                severity failure;
            reset <= '0';
            day time <= '0';</pre>
            code <= x"0":
            wait for clk period;
            assert door = door loon and alarm = alarm loon
            report "door loon != door OR alarm loon != alarm. Entering 2, 6, A, 0 neither opens the
door, nor triggers the alarm"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door scan != door OR alarm scan != alarm. Entering 2, 6, A, 0 neither opens the
door, nor triggers the alarm"
                severity failure;
            reset <= '0';
            day time <= '0';</pre>
```

```
code
            wait for clk period;
            assert door = door loon and alarm = alarm loon
            report "door loon != door OR alarm loon != alarm. Entering 2, 6, A, 0, 5 opens the door,
but doesn't trigger the alarm"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door_scan != door OR alarm_scan != alarm. Entering 2, 6, A, 0, 5 opens the door,
but doesn't trigger the alarm"
                severity failure;
            wait for clk period;
            assert door = door loon and alarm = alarm loon
            report "door loon != door OR alarm loon != alarm. Waiting for a clock cycle, should reset
both door and alarm, to zero"
                severity failure;
            assert door = door scan and alarm = alarm scan
            report "door scan != door OR alarm scan != alarm. Waiting for a clock cycle, should reset
both door and alarm, to zero"
                severity failure;
            assert false
            report "FSM PASSED ALL TEST SUCCESSFULLY."
                severity error;
            wait:
```

```
end process;

process begin
    clk <= '1', '0' after (clk_period/2);
    wait for clk_period;
    end process;

end architecture all_tb_behav;</pre>
```