

Sum of squares for VHDL simulation

