

# Exploring Memory Technology Simulators

Reza Adinepour

Computer Engineering Department, Tehran Polytechnic

*adinepour@aut.ac.ir*

May 9, 2024

Memory Technologies - Spring 2024



**Amirkabir University of Technology**  
**(Tehran Polytechnic)**

# Agenda

① Introduction

② CACTI

③ NVSIM

④ References

## 1 Introduction

Full-system simulators  
Memory simulators

## 2 CACTI

## 3 NVSIM

## 4 References

# Introduction

## Why we should use simulators?

- ① Simulators are vital for understanding computer architecture
- ② Two main categories:
  - ① Memory simulators  
=> focus solely on memory components
  - ② Full-system simulators  
=> emulate all computer components
- ③ Efficient design relies on effective simulation tools
- ④ Comprehensive insights through full-system simulation
- ⑤ Maximize performance with accurate simulators

## 1 Introduction

Full-system simulators

Memory simulators

## 2 CACTI

## 3 NVSIM

## 4 References

# Full-system simulators

Full-system simulators emulate the entire computer system, providing a holistic view. For example, we can refer to the following simulators:

- ① GEM5
- ② QEMU
- ③ Bochs
- ④ SimpleScalar

It's worth noting that a notable and highly regarded emulator in this field is **GEM5**.

## 1 Introduction

Full-system simulators

Memory simulators

## 2 CACTI

## 3 NVSIM

## 4 References

# Memory simulators

Memory simulators focus on simulating specific memory components. Examples include:

- ① **CACTI**
- ② **NVSIM**
- ③ **DRAMSim**
- ④ DiskSim
- ⑤ Ramulator
- ⑥ OpenRAM
- ⑦ HSPICE

In this talk, we will review the first 3 cases and **SimpleScalar** in the category of Full-system simulators.



1 Introduction

2 CACTI

3 NVSIM

4 References

# CACTI

"In 1993, Dr. Jupi and Dr. Wilton pioneered the first simulation, and CACTI was subsequently developed through HP company tests."

- 1 Although this simulator simulates all memory levels, its main use is in the analysis of **Caches**
- 2 This simulator takes a set of memory parameters as input
- 3 It calculates various parameters such as **Access time**, **Power**, **Cycle time**, and **Area**
- 4 CACTI is available in two varieties: Web version and C++ Source code

Next, we will explain how to install and work with the uncompiled version of this emulator

## CACTI (Cont.)

### Advantages:

- ① Open source
- ② To be general
- ③ High speed
- ④ High flexibility in personalization

### Disadvantages:

- ① Approximate calculations
- ② Productivity gap
- ③ Not real time
- ④ It doesn't have a strong community

## CACTI (Cont.)

### How install and compile CACTI?

In first we should install dependencies.

#### Install dependencies

```
$ sudo apt-get update  
$ sudo apt-get install build-essential
```

After install dependencies we should clone repository.


#### Clone repository

```
$ git clone  
https://github.com/HewlettPackard/cacti.git
```



# CACTI (Cont.)

You can set cache configs in `cache.cfg` file like figure



```
Cache size
--size (bytes) 2848
--size (bytes) 4096
--size (bytes) 32768
--size (bytes) 131072
--size (bytes) 262144
--size (bytes) 1048576
--size (bytes) 2097152
--size (bytes) 4194304
--size (bytes) 8388608
--size (bytes) 16777216
--size (bytes) 33554432
--size (bytes) 134217728
--size (bytes) 67108864
--size (bytes) 1073741024

# power gating
--Array Power Gating - "false"
--UL Power Gating - "false"
--CL Power Gating - "false"
--Bitline floating - "false"
--Interconnect Power Gating - "false"
--Power Gating Performance Loss 0.01

# Line size
--block size (bytes) 8
--block size (bytes) 64

# To model Fully Associative cache, set associativity to zero
--associativity 0
--associativity 2
--associativity 4
--associativity 8

--read-write port 1
--exclusive read port 0
--exclusive write port 0
--single ended read ports 0

# Multiple banks connected using a bus
--UCA bank count 1
--technology (u) 0.022
--technology (u) 0.040
--technology (u) 0.032
--technology (u) 0.090
```

Figure 2: cache config file


# CACTI (Cont.)

Run simulation with this command:

Run

```
$ ./cacti -infile cache.cfg
```

The simulation output is as follows:



```
CACTI -infile cache.cfg
Cache size: 131072
Access latency: 64
Associativity: 2
Read only ports: 0
Write only ports: 0
Read write ports: 1
Single channel read ports: 0
Cache banks (CCB): 1
Technology: 0.89
Temperature: 340
Tag size: 1
Array type: 1
Model 4k memory: 0
Model 4k 3D memory: 0
Access mode: 0
Data array cell type: 0
Data array peripheral type: 0
Tag array cell type: 0
Tag array peripheral type: 0
Optimization target: 2
Design objective (DCA w/): 0 0 0 100 0
Design objective (DCA w/o): 20 10000 10000 10000 10000
Cache model: 0
Read bank: 0
Write inside mem: 1
Write outside mem: 1
Interconnect projection: 1
Wire elongating: 1
Price level: 1
DCC overhead: 1
Page size: 0
Burst length: 0
Internal wordselect width: 0
Force cache config: 0
Subarray driver direction: 1
Isolate: WRITE
Mem_acc: NO_ECC
Io_type: CCB
Mem_size: 1
IO Area (sq.um) = Inf
IO Timing Margins (ns) = 55.1057
IO Voltage Margins (V) = 0.355
IO Dynamic Power (mW) = 1464.36, Peak Power (mW) = 232.752 (PM) Wakeup Time (ns) = 27.563
IO Initialization and Bias Power (mW) = 2065.96
```

Figure 3: Output report

1 Introduction

2 CACTI

3 NVSIM

4 References



# NVSIM

- ① NVSIM simulator is a tool for analyzing and simulating non-volatile memories
- ② It is primarily used for analyzing and estimating the area, power, and energy consumed
- ③ Unlike CACTI simulator, NVSIM simulator supports the simulation and analysis of new emerging memories like:
  - ① PCM (Phase Change Memory)
  - ② STT RAM (Spin Torque Transfer RAM)
  - ③ ReRAM (Resistive RAM)
  - ④ FBD RAM (Floating Body Dynamic RAM)
  - ⑤ eDRAM
- ④ Developed with C++

# NVSIM (Cont.)




Figure 4: Memory hierarchy in NVSIM

# NVSIM (Cont.)

## Advantages:

- ① Open source
- ② Support for the simulation of emerging memories
- ③ low level Changeability and personalization

## Disadvantages:

- ① Not real time
- ② There is no official version (In this talk i use modified version of simulator)

# NVSIM (Cont.)

## How install and compile CACTI?

In first clone repository:

### clone repository

```
$ git clone  
https://github.com/lpentecost/nvsim-merged
```


go to repository directory and make it:

### build

```
$ cd nvsim-merged  
$ make
```

# NVSIM (Cont.)

If the build is successful, your terminal output will look like this:




```
In file included from BankWithTree.h:41,
   from main.cpp:54:
Bank.h:61:24: warning: 'virtual Bank Bank::operator=(const Bank&)' was hidden [-Woverloaded-virtual=]
   61 |     virtual Bank & operator=(const Bank &);
      |           ^
BankWithTree.h:56:25: note: by 'BankWithTree BankWithTree::operator=(const BankWithTree&)'
   56 |     BankWithTree & operator=(const BankWithTree &);
      |           ^
Bank.h:61:24: warning: 'virtual Bank Bank::operator=(const Bank&)' was hidden [-Woverloaded-virtual=]
   61 |     virtual Bank & operator=(const Bank &);
      |           ^
In file included from main.cpp:55:
BankWithTree.h:61:28: note: by 'BankWithTree BankWithTree::operator=(const BankWithTree&)'
   61 |     BankWithTree & operator=(const BankWithTree &);
      |           ^
g++ -Wall -c Mat.cpp -o Mat.o
g++ -Wall -c MemCell.cpp -o MemCell.o
g++ -Wall -c Mux.cpp -o Mux.o
g++ -Wall -c OutputDriver.cpp -o OutputDriver.o
g++ -Wall -c Precharger.cpp -o Precharger.o
g++ -Wall -c PredecodeBlock.cpp -o PredecodeBlock.o
g++ -Wall -c Result.cpp -o Result.o
In file included from BankWithTree.h:41,
   from Result.h:41,
   from Result.cpp:38:
Bank.h:61:24: warning: 'virtual Bank Bank::operator=(const Bank&)' was hidden [-Woverloaded-virtual=]
   61 |     virtual Bank & operator=(const Bank &);
      |           ^
BankWithTree.h:56:25: note: by 'BankWithTree BankWithTree::operator=(const BankWithTree&)'
   56 |     BankWithTree & operator=(const BankWithTree &);
      |           ^
Bank.h:61:24: warning: 'virtual Bank Bank::operator=(const Bank&)' was hidden [-Woverloaded-virtual=]
   61 |     virtual Bank & operator=(const Bank &);
      |           ^
In file included from Result.h:42:
BankWithTree.h:61:28: note: by 'BankWithTree BankWithTree::operator=(const BankWithTree&)'
   61 |     BankWithTree & operator=(const BankWithTree &);
      |           ^
g++ -Wall -c RowDecoder.cpp -o RowDecoder.o
g++ -Wall -c Senseamp.cpp -o Senseamp.o
g++ -Wall -c SubArray.cpp -o SubArray.o
g++ -Wall -c Technology.cpp -o Technology.o
g++ -Wall -c Wire.cpp -o Wire.o
g++ -Bank.o BankWithTree.o BankWithTree.o BasicDecoder.o Buffer.o Comparator.o Formula.o FunctionInit.o InputParameter.o main.o Mat.o MemCell.o Mux.o OutputDriver.o Precharger.o P
redecodeBlock.o Result.o RowDecoder.o Senseamp.o SubArray.o Technology.o Wire.o -o nvsim
g++ -Wall -c nvsim.cpp -o nvsim.o
g++ -Wall -c nvsim.o -o nvsim
```

Figure 5: NVSIM successful build

# NVSIM (Cont.)

Now we should set the config file like CACTI in .cfg file. for simulate simple design we use sample.cfg which the config of a 64 bit memristor.

A screenshot of a terminal window titled "Terminal" with a dark background and light text. The terminal displays the configuration for a sample.cfg file, which is used for simulating a 64-bit memristor. The configuration includes various parameters such as DesignTarget, CacheAccessMode, OptimizationTarget, OutputFilePrefix, EnablePruning, ProcessNode, Capacity, WordWidth, DeviceRoadmap, LocalWireType, GlobalWireType, Routing, InternalSensing, MemoryCellInputFile, Temperature, BufferDesignOptimization, ForceBank, ForceNet, ForceBusOutputLev1, ForceBusOutputLev2, UseCACTIAssumption, ApplyReadLatencyConstraint, ApplyWriteLatencyConstraint, and ApplyReadDynamicEnergyConstraint. The file path "sample.cfg" is shown at the bottom right of the terminal window.

```
[DesignTarget: RAM
.CacheAccessMode: Normal
.OptimizationTarget: ReadEQP
.OutputFilePrefix: test
.EnablePruning: Yes
.ProcessNode: 22
.Capacity (MB): 1
.WordWidth (bit): 64
.DeviceRoadmap: HP
.LocalWireType: LocalAggressive
.LocalWireRepeaterType: RepeatedNone
.LocalWireUseBelowSizing: No
.GlobalWireType: GlobalAggressive
.GlobalWireRepeaterType: RepeatedNone
.GlobalWireUseBelowSizing: No
.Routing: H-Tree
.InternalSensing: true
.MemoryCellInputFile: sample_cells/sample_BRAM.cell
.Temperature (K): 350
.BufferDesignOptimization: latency
//ForceBank (Total AsB, Active Cx0): 4x4, 1x4
//ForceNet (Total AsB, Active Cx0): 2x2, 1x2
//ForceBusOutputLev1: 1
//ForceBusOutputLev2: 1
//UseCACTIAssumption: Yes
//ApplyReadLatencyConstraint: 37.4
//ApplyWriteLatencyConstraint: 0.5
//ApplyReadDynamicEnergyConstraint: 0.5
"sample.cfg" 52L, 1021B
```

Figure 6: sample.cfg config file



## ① Introduction

## ② CACTI

## ③ NVSIM

## ④ References



## References

◀ Back to start

- [1] S. Senni, *Exploration of non-volatile magnetic memory for processor architecture*, 2015.
- [2] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “Cacti 6.0: A tool to understand large caches,” *University of Utah and Hewlett Packard Laboratories, Tech. Rep*, vol. 147, 2009.
- [3] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, “Dramsim2: A cycle accurate memory system simulator,” *IEEE computer architecture letters*, vol. 10, no. 1, pp. 16–19, 2011.
- [4] S. Li, Z. Yang, D. Reddy, A. Srivastava, and B. Jacob, “Dramsim3: A cycle-accurate, thermal-capable dram simulator,” *IEEE Computer Architecture Letters*, vol. 19, no. 2, pp. 106–109, 2020.

# To be continued

## Questions? Comments?

You can find this slides here:

[github.com/M-Sc-AUT/M.Sc-Computer-Architecture/Memory  
Technologies](https://github.com/M-Sc-AUT/M.Sc-Computer-Architecture/MemoryTechnologies)