## Exploring Memory Technology Simulators

### Reza Adinepour

Computer Engineering Department, Tehran Ploytechnic adinepour@aut.ac.ir

> May 9, 2024 Memory Technologies - Spring 2024



Amirkabir University of Technology (Tehran Polytechnic)

### Agenda

- 1 Introduction
- 2 CACTI
- **3** NVSIM
- 4 References



- Introduction
  - Full-system simulators Memory simulators
- 2 CACTI
- 3 NVSIM

RA, adinepour@aut.ac.ir

4 References



#### Introduction

### Why we should use simulators?

- Simulators are vital for understanding computer architecture
- 2 Two main categories:
  - Memory simulators
    - => focus solely on memory components
  - ② Full-system simulators
    - => emulate all computer components
- Selection of the sel
- **4** Comprehensive insights through full-system simulation
- 6 Maximize performance with accurate simulators



- 1 Introduction Full-system simulators Memory simulators
- 2 CACTI
- 3 NVSIM
- 4 References



### Full-system simulators

Full-system simulators emulate the entire computer system, providing a holistic view. For example, we can refer to the following simulators:

- GEM5
- QEMU
- Bochs
- 4 SimpleScalar

It's worth noting that a notable and highly regarded emulator in this field is **GEM5**.



- Introduction
  - Full-system simulators

### Memory simulators

- 2 CACTI
- 3 NVSIM
- 4 References



### Memory simulators

Memory simulators focus on simulating specific memory components. Examples include:

- CACTI
- NVSIM
- ORAMSim
- DiskSim
- Ramulator
- OpenRAM
- HSPICE

In this talk, we will review the first 3 cases and **SimpleScalar** in the category of Full-system simulators.



- 1 Introduction
- 2 CACTI
- **3** NVSIM
- 4 References



#### CACTI

"In 1993, Dr. Jupi and Dr. Wilton pioneered the first simulation, and CACTI was subsequently developed through HP company tests."

- ① Although this simulator simulates all memory levels, its main use is in the analysis of Caches
- 2 This simulator takes a set of memory parameters as input
- 3 It calculates various parameters such as Access time, Power, Cycle time, and Area
- ♠ CACTI is available in two varieties: Web version and C++ Source code

Next, we will explain how to install and work with the uncompiled version of this emulator



References

### CACTI (Cont.)

### Advantages:

- Open source
- 2 To be general
- 6 High speed
- 4 High flexibility in personalization

### Disadvantages:

- Approximate calculations
- Productivity gap
- Not real time
- 4 It doesn't have a strong community



#### How install and compile CACTI?

In first we should install dependencies.

### Install dependencies

- \$ sudo apt-get update
- \$ sudo apt-get install build-essential

After install dependencies we should clone repository.

### Clone repository

\$ git clone

https://github.com/HewlettPackard/cacti.git



References

### CACTI (Cont.)

#### Now we build CACTI:

#### Build

- \$ cd CACTI
- \$ make

After the build is completed, you will see an output like Figure 1

```
| The content of the
```

Figure 1: Successful build



RA. adinepour@aut.ac.ir

CE Department, AUT

### CACTI (Cont.)

### You can set cache configs in cache.cfg file like figure

```
Array Power Gating - "false"
WL Power Gating - "false
CL Power Gating - "false
-Bitline floating - "false"
-Interconnect Power Gating - "false"
Power Gating Performance Loss 8.01
block size (bytes) 64
read-write port 1
exclusive read port 0
exclusive write port 0
single ended read ports 0
UCA bank count 1
```

Figure 2: cache config file



RA. adinepour@aut.ac.ir

### CACTI (Cont.)

Run simulation with this command:

### Run

\$ ./cacti -infile cache.cfg

The simulation output is as follows:



Figure 3: Output report

MT - Spring 2024



**NVSIM** •0000000

- 1 Introduction
- 2 CACTI
- NVSIM



- NVSIM simulator is a tool for analyzing and simulating non-volatile memories
- 2 It is primarily used for analyzing and estimating the area, power, and energy consumed
- Unlike CACTI simulator, NVSIM simulator supports the simulation and analysis of new emerging memories like:
  - 1 PCM (Phase Change Memory)
  - STT RAM (Spin Torque Transfer RAM)
  - **3** ReRAM (Resistive RAM)
  - 4 FBDRAM (Floating Body Dynamic RAM)
  - 6 eDRAM
- 4 Developed with C++



17 / 26

NVSIM




Figure 4: Memory hierarchy in NVSIM



### Advantages:

- Open source
- Support for the simulation of emerging memories
- One of the control of the control

#### Disadvantages:

- Not real time
- 2 There is no official version (In this talk i use modified version of simulator)



19 / 26

NVSIM

### How install and compile CACTI?

In first clone repository:

### clone repository

\$ git clone https://github.com/lpentecost/nvsim-merged

go to repository directory and make it:

#### build

- cd nvsim-merged
- make



NVSIM

### If the build is successful, your terminal output will look like this:

NVSIM

```
file included from BankWithHtree.h:41
ank.hi61:24: warming: "virtual Bankā Banki:operator=(const Bankā)" was hidden [-Noverloaded-virtual=]
61 | virtual Bank & operator=(const Bank &);
 nkWithHtree.h:56:25: note: by 'BankWithHtree& BankWithHtree::operator=(const BankWithHtree&)'
                BankWithHtree & operator=(const BankWithHtree &);
ank.hi61:24: warning: 'virtual Bank& Bank::operators(const Bank&)' was hidden [-Noverloaded-virtual=]
61 | virtual Bank & operator=(const Bank &):
 inkWithoutHtree.h:61:28: mote: by 'BankWithoutHtree& BankWithoutHtree::operator=(const BankWithoutHtree&)'
          -c PredecodeBlock.cpp -o PredecodeBlock.o
-c Result.cpp -o Result.o
  file included from BankWithHtree.h:41
from Result.h:41.
                 from Result.cop:38:
ank.h:61:24: warming: 'virtual BankB Bank::operator=(const BankB)' was hidden [-Noverloaded-virtual=]
61 | virtual Bank & operator=(const Bank &);
 mkNithNtree.h:56:25: note: by 'BankWithNtree& BankWithNtree::coerstor:(const BankWithNtree&)'
sank.h:61:24: warning: 'virtual Bank& Bank::operator=(const Bank&)' was hidden [-Noverloaded-virtual=]
61 | virtual Bank & operator=(const Bank &);
n file included from Result.h:42:
 inkWithoutHtree.icirzs: mote: by 'BankWithoutHtreeE BankWithoutHtree::operator:(const BankWithoutHtreeE)
                BankWithoutHtree & operator=(const BankWithoutHtree &);
    Bank.o BankWithHtree.o BankWithostHtree.o BasicDecoder.o Buffer.o Comparator.o formula.o functionUnit.o InputParameter.o main.o Mat.o MemCell.o Mux.o OutputDriver.o Precharger.o
 decodeBlock.o Result.o RowDecoder.o SenseAmp.o SubArray.o Technology.o Wire.o -o nvsim
```

Figure 5: NVSIM successful build



RA. adinepour@aut.ac.ir

### NVSIM (Cont.)

Now we should set the config file like CACTI in .cfg file. for simulate simple design we use samole.cfg which the config of a 64 bit memristor.

```
acheAccessMode: Normal
Capacity (MB): 1
GlobalHireType: GlobalAggressive
 lobalWireRepeaterType: RepeatedNone
InternalSensing: true
MemoryCellInputFile: sample cells/sample RRAM.cell
'ApplyWriteLatencyConstraint: 0.5

'ApplyReadDynamicEnergyConstraint: 0.5

angle.cfg' S2L, 10218
```

Figure 6: sample.cfg config file

<ロト < 回 > < 巨 > < 巨 > 、 巨 ・ りへの

### NVSIM (Cont.)

#### **Run simulation:**

### Run

\$ ./nvsim sample.cfg

#### output as follow:

```
Processor story = $1,100

Processor story = $1,000

Processor story =
```

Figure 7: Output of simulation

23 / 26

- 1 Introduction
- 2 CACTI
- 4 References



#### References

#### ◆ Back to start

- [1] S. Senni, Exploration of non-volatile magnetic memory for processor architecture, 2015.
- [2] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, "Cacti 6.0: A tool to understand large caches," *University of Utah and Hewlett Packard Laboratories, Tech. Rep*, vol. 147, 2009.
- [3] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, "Dramsim2: A cycle accurate memory system simulator," *IEEE computer architecture letters*, vol. 10, no. 1, pp. 16–19, 2011.
- [4] S. Li, Z. Yang, D. Reddy, A. Srivastava, and B. Jacob, "Dramsim3: A cycle-accurate, thermal-capable dram simulator," *IEEE Computer Architecture Letters*, vol. 19, no. 2, pp. 106–109, 2020.

# To be continued

### Questions? Comments?

You can find this slides here:

github.com/M-Sc-AUT/M.Sc-Computer-Architecture/Memory Technologies