

A Fast Low-Level Error Detection Technique

Zhengyang He, Hui Xu, Guanpeng Li

Reza Adinepour

Amirkabir University of Technology
(Tehran Polytechnic)

Computer Engineering Department
January 13, 2025



Agenda

- ① Introduction
 - Problem & Solutions Overview
 - EDDI Methods
- ② Main Contribution
- ③ Background
- ④ FERRUM
 - High-Level Design
 - Components
- ⑤ Evaluation
 - Experimental Setup
 - Fault Injection Methodology
- ⑥ Results
 - SDC Coverage
 - Runtime Performance Overhead
 - Execution Time

Problem & Solutions Overview

- **Problem:** Transient hardware faults (soft errors) due to shrinking transistor sizes and operating voltages.
- **Impact:** Soft errors can cause Silent Data Corruptions (SDCs), compromising system dependability.
- **Solutions:**
 - ① Traditional: Hardware-based methods such as:
 - voltage guard bands
 - redundancy

have high overhead in performance and energy consumption.
 - ② Software-Based: Error Detection by Duplicating Instructions (EDDI)

has been proposed as a flexible, resource-efficient alternative.

EDDI Methods

- **EDDI:** Duplicates instructions at compile time and checks for mismatches at runtime.




Figure: High-level idea of EDDI

EDDI Methods (Cont.)

- **Existing EDDI Methods:**

- ① Mostly at IR level

reduced fault coverage when tested at the assembly level.

- **Problem with IR-Level EDDI:**

- Fault coverage gaps at IR level.
 - Reduced effectiveness when evaluated at assembly level.
 - Underestimated error detection at lower levels.
 - Need for assembly-level implementation for better fault protection.

IR Code Example Using EDDI

```
1 // High-level C code
2 int add(int a, int b) {
3     return a + b;
4 }

1 define i32 @add(i32 %a, i32 %b) {
2 entry:
3     %a.addr = alloca i32, align 4
4     %b.addr = alloca i32, align 4
5     store i32 %a, i32* %a.addr, align 4
6     store i32 %b, i32* %b.addr, align 4
7 ;Duplicate instruction
8     %0 = load i32, i32* %a.addr, align 4
9     %1 = load i32, i32* %a.addr, align 4
10 ;Duplicate instruction
11     %2 = load i32, i32* %b.addr, align 4
```

Figure: (a)

```
12     %3 = load i32, i32* %b.addr, align 4
13 ;Duplicate instruction
14     %add = add nsw i32 %0, %1
15     %add2 = add nsw i32 %2, %3
16 ;Check the results
17     %cmp = icmp eq i8** %add, %add2
18     br i1 %cmp, label %4, label %checkBb

19 checkBb:
20     call void @check_flag()
21     br label %4

22 <label>:4
23     ret i32 %add
24 }
25
26 }
```

Figure: (b)

Main Contribution

① Proposed Solution:

- FERRUM: Optimized assembly-level EDDI.
- Enhancements: Utilizes SIMD and compiler optimizations.
- Improves: Fault coverage and performance.

② Key Findings & Results:

- 28% gap in fault coverage (IR-level vs. assembly-level).
- 100% fault coverage with FERRUM at assembly level.
- 52% reduction in runtime overhead with FERRUM, no loss in fault coverage.

Background


① Focus on single bit-flip transient faults in:

- Processor computing components
- Pipeline stages
- Arithmetic components
- Load/store units

Do not consider faults in the memory or caches, as we assume they have already been protected by ECC (Error Correcting Code).

- ② **Fault Simulation:** Assembly-level fault injection; beam testing infeasible.
- ③ **EDDI:** Instruction duplication, runtime comparison.
- ④ **Platform:** x86 ISA (other platforms for future work).

High-Level Design



- Scan registers (general-purpose, SIMD); identify spare registers.
- Annotate instructions for SIMD compatibility.
- Duplicate instructions; use SIMD or general-purpose registers; fallback to stack if needed.

Components

① Static Code Analysis

- Identify spare registers (general-purpose: 2, SIMD: 4 XMM).
- Annotate instructions (SIMD-enabled or general).

② Duplication for General Instructions

- Duplicate instructions; use spare registers or deferred detection for comparisons (e.g., rflag).

③ Duplication for SIMD-Enabled Instructions

- Use SIMD registers (e.g., XMM, YMM) for bulk comparison.
- Leverage architecture-specific features (e.g., ZMM on Intel CPUs).

④ Stack-Level Data Redundancy

- Buffer unused registers onto stack when spare registers are insufficient.
- Restore registers after duplication and checking.

Example1

```
.LBB0_3:
...
movslq    %ecx, %r10
movslq    %ecx, %rcx #original instruction
xorq      %rcx, %r10
jne exit_function
...
```

Figure: Protection of GENERAL-INSTRUCTIONS (movslq)

Example2

```
BB1:
movq    -24(%rbp), %xmm0
movq    -24(%rbp), %rax #original Ins
movq    %rax, %xmm1
pinsrq  $1, 8(%rax), %xmm0
movq    8(%rax), %rdi  #original Ins
pinsrq  $1, %rdi, %xmm1
...
movq    -24(%rbp), %xmm2
movq    -24(%rbp), %rax #original Ins
movq    %rax, %xmm3
pinsrq  $1, 16(%rax), %xmm2
movq    16(%rax), %rdi #original Ins
pinsrq  $1, %rdi, %xmm3
vininserti128 $1, %xmm2, %ymm0, %ymm0
vininserti128 $1, %xmm3, %ymm1, %ymm1
vpxor    %ymm1, %ymm0, %ymm0
vptest   %ymm0, %ymm0
jne exit_function
...
```

Figure: FERRUM using SIMD capability

Experimental Setup

Table: Details of Benchmarks

Benchmark	Suite	Domain
Backprop	Rodinia	Machine Learning
BFS	Rodinia	Graph Algorithm
Pathfinder	Rodinia	Dynamic Programming
LUD	Rodinia	Linear Algebra
Needle	Rodinia	Dynamic Programming
kNN	Rodinia	Machine Learning
kmeans	Rodinia	Data Mining
Particlefilter	Rodinia	Noise estimator

- Platform: Ubuntu 20.04, Intel Xeon (x86-64), 64GB RAM.

Fault Injection Methodology

① **Single bit-flip faults** injected at assembly level.

② **1000 random faults** injected per benchmark.

① **Metrics:**

- SDC Coverage: Measures reduction in Silent Data Corruptions.

$$Coverage = \frac{SDC_{raw} - SDC_{prot}}{SDC_{raw}}$$

- Runtime Overhead: Measures performance impact.

$$Overhead = \frac{Runtime_{prot} - Runtime_{raw}}{Runtime_{raw}}$$

- FERRUM Execution Time: Compile-time overhead.

SDC Coverage




Figure: SDC coverage measured

Runtime Performance Overhead




Figure: Performance overhead measured

Execution Time

- ① Average: 0.117 seconds.
- ② Max: 0.196 seconds.
- ③ Min: 0.089 seconds (BFS).

References



Zhengyang He, Hui Xu, Guanpeng Li (2024)
A Fast Low-Level Error Detection Technique
2024 54th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), University of Iowa, Iowa City, IA, USA;
Fudan University, Shanghai, China.

The End

Questions? Comments?

adinepour@aut.ac.ir