Exploring Memory Technology Simulators

Reza Adinepour

Computer Engineering Department, Tehran Ploytechnic adinepour@aut.ac.ir

> March 11, 2024 Memory Technologies - Spring 2024



Amirkabir University of Technology (Tehran Polytechnic)

Agenda

- 1 Introduction
- 2 CACTI
- 3 NVSIM
- 4 DRAMSIM
- 5 SimpleScaler
- 6 References



2 / 47

Introduction 000000

- Memory simulators

- 5 SimpleScaler



Introduction

Why we should use simulators?

- Simulators are vital for understanding computer architecture
- 2 Two main categories:
 - Memory simulators
 - => focus solely on memory components
 - ② Full-system simulators
 - => emulate all computer components
- Selection of the sel
- **4** Comprehensive insights through full-system simulation
- 6 Maximize performance with accurate simulators



- 5 SimpleScaler



Full-system simulators

Introduction

Full-system simulators emulate the entire computer system, providing a holistic view. For example, we can refer to the following simulators:

- GEM5
- QEMU
- Bochs
- 4 SimpleScalar

It's worth noting that a notable and highly regarded emulator in this field is **GEM5**.



- Introduction Memory simulators

- 5 SimpleScaler



Memory simulators

Introduction

000000

Memory simulators focus on simulating specific memory components. Examples include:

- CACTI
- NVSIM
- **DRAMSim**
- DiskSim
- Ramulator
- OpenRAM
- HSPICE

In this talk, we will review the first 3 cases and **SimpleScalar** in the category of Full-system simulators.



- 1 Introduction
- 2 CACTI
- 4 DRAMSIM
- 5 SimpleScaler



CACTI

CACTI

"In 1993, Dr. Jupi and Dr. Wilton pioneered the first simulation, and CACTI was subsequently developed through HP company tests."

- ① Although this simulator simulates all memory levels, its main use is in the analysis of Caches
- 2 This simulator takes a set of memory parameters as input
- 3 It calculates various parameters such as Access time, Power, Cycle time, and Area
- ♠ CACTI is available in two varieties: Web version and C++ Source code

Next, we will explain how to install and work with the uncompiled version of this emulator



Advantages:

- Open source
- 2 To be general
- 8 High speed
- 4 High flexibility in personalization

Disadvantages:

- Approximate calculations
- Productivity gap
- Not real time
- 4 It doesn't have a strong community



How install and compile CACTI?

In first we should install dependencies.

Install dependencies

- \$ sudo apt-get update
- \$ sudo apt-get install build-essential

After install dependencies we should clone repository.

Clone repository

\$ git clone

https://github.com/HewlettPackard/cacti.git



Now we build CACTI:

CACTI

Build

- cd CACTI
- make

After the build is completed, you will see an output like Figure 1



Figure 1: Successful build



RA. adinepour@aut.ac.ir

13 / 47

You can set cache configs in cache.cfg file like figure

```
Array Power Gating - "false"
WL Power Gating - "false
CL Power Gating - "false
Bitline floating - "false"
-Interconnect Power Gating - "false"
Power Gating Performance Loss 8.01
block size (bytes) 64
read-write port 1
exclusive read port 0
exclusive write port 0
single ended read ports 0
UCA bank count 1
```

Figure 2: cache config file



CE Department, AUT RA. adinepour@aut.ac.ir Exploring Memory Technology Simulators MT - Spring 2024

Run simulation with this command:

Run

./cacti -infile cache.cfg

The simulation output is as follows:



Figure 3: Output report

RA. adinepour@aut.ac.ir

CE Department, AUT

- 1 Introduction
- 2 CACT
- **3** NVSIM
- 4 DRAMSIM
- SimpleScaler
- 6 References



NVSIM

- NVSIM simulator is a tool for analyzing and simulating non-volatile memories
- 2 It is primarily used for analyzing and estimating the area, power, and energy consumed
- 3 Unlike CACTI simulator, NVSIM simulator supports the simulation and analysis of new emerging memories like:
 - PCM (Phase Change Memory)
 - STT RAM (Spin Torque Transfer RAM)
 - ReRAM (Resistive RAM)
 - FBDRAM (Floating Body Dynamic RAM)
 - 6 eDRAM
- Oeveloped with C++






Figure 4: Memory hierarchy in NVSIM



Advantages:

- Open source
- Support for the simulation of emerging memories
- One of the state of the stat

NVSIM

00000000

Disadvantages:

- Not real time
- 2 There is no official version (In this talk i use modified version of simulator)



How install and compile CACTI?

In first clone repository:

clone repository

\$ git clone https://github.com/lpentecost/nvsim-merged

go to repository directory and make it:

build

- cd nvsim-merged
- make



If the build is successful, your terminal output will look like this:

```
file included from BankWithHtree.h:41
ank.hi61:24: warming: "virtual Bankā Banki:operator=(const Bankā)" was hidden [-Noverloaded-virtual=]
61 | virtual Bank & operator=(const Bank &);
 nkWithHtree.h:56:25: note: by 'BankWithHtree& BankWithHtree::operator=(const BankWithHtree&)'
                 BankWithHtree & operator=(const BankWithHtree &);
ank.hi61:24: warning: 'virtual Bank& Bank::operators(const Bank&)' was hidden [-Noverloaded-virtual=]
61 | virtual Bank & operator=(const Bank &):
 inkWithoutHtree.h:61:28: mote: by 'BankWithoutHtree& BankWithoutHtree::operator=(const BankWithoutHtree&)'
          -c PredecodeBlock.cpp -o PredecodeBlock.o
-c Result.cpp -o Result.o
  file included from BankWithHtree.h:41
from Result.h:41.
                 from Result.cop:38:
ank.h:61:24: warming: 'virtual BankB Bank::operator=(const BankB)' was hidden [-Noverloaded-virtual=]
61 | virtual Bank & operator=(const Bank &);
 mkNithNtree.h:56:25: note: by 'BankWithNtree& BankWithNtree::coerstor:(const BankWithNtree&)'
sank.h:61:24: warning: 'virtual Bank& Bank::operator=(const Bank&)' was hidden [-Noverloaded-virtual=]
61 | virtual Bank & operator=(const Bank &);
n file included from Result.h:42:
 inkWithoutHtree.icirzs: mote: by 'BankWithoutHtreeE BankWithoutHtree::operator:(const BankWithoutHtreeE)
               BankWithoutHtree & operator=(const BankWithoutHtree &);
 decodeBlock.o Result.o RowDecoder.o SenseAmp.o SubArray.o Technology.o Wire.o -o nvsim
```

Figure 5: NVSIM successful build



MT - Spring 2024



Now we should set the config file like CACTI in .cfg file. for simulate simple design we use samole.cfg which the config of a 64 bit memristor.

```
acheAccessHode: Normal
Capacity (MB): 1
GlobalHireType: GlobalAggressive
 lobalWireRepeaterType: RepeatedNone
InternalSensing: true
MemoryCellInputFile: sample cells/sample RRAM.cell
'ApplyWriteLatencyConstraint: 0.5
'ApplyReadDynamicEnergyConstraint: 0.5
iample.cfg' 52L, 10218
```

Figure 6: sample.cfg config file

4 O > 4 A > 4 B >

RA. adinepour@aut.ac.ir

CE Department, AUT

22 / 47

Run simulation:

Run

\$./nvsim sample.cfg

output as follow:

```
Processor story = $1,100

Processor story = $1,000

Processor story =
```

Figure 7: Output of simulation

RA. adinepour@aut.ac.ir

- 1 Introduction

- **4** DRAMSIM
- 5 SimpleScaler



DRAMSIM

- DRAMSim use for simulate Dynamic RAMs.
 - DRAM modeling it's very important because the technology is trying to provide CPU and DRAM integrated in one chip.
 - 2 This provides high density:
 - High density
 - Optimal performance
 - 8 Lower power consumption
- ② DRAMSim is provide in three version:
 - DRAMSim 1
 - DRAMSim 2
 - ORANSim 3 In this talk, we discuss about the last version of DRAMSim
- **3** DRAMSim developed in C++ and write in modularly.




- DRAMSim can be connected to GEM5
- ② DRAMSim can simulate following protocol:
 - DDR3
 - DDR4
 - LPDDR3
 - LPDDR4
 - GDDR5
 - GDDR6
 - **HBM**

 - 8 HMC
 - STT-MRAM

The structure of main block of DRAMSim is shown in figure 8.





DRAMSIM 000000000000

Figure 8: Main block of DRAMSim



Advantages:

- The possibility of simulating new DRAM technologies like DDR4 and GDDR6
- 2 High flexibility in configuration
- Synchronize with system simulators

Disadvantages:

- Dependence on the model and configuration
- 2 Don't report power consumption and area



How install and build DRAMSim?

We should clone repository in first step:

Clone repository

- git clone https://github.com/umd-memsys/DRAMsim3
- DR.AMsim3cd

now we should build it:

Build

- mkdir build
- cd buildcd
- cmake ..
- make -j4
- -DTHERMAL=1.. cmake



29 / 47

If the simulation builds successfully, you can see **Built target** on your terminal like figure 9



Figure 9: DRAMSim built target



30 / 47

How can run sample simulation?

1 in first, create a folder for save output file of simulation:

Create output directory

- mkdir output
 - 2 then, with this command, run simulation for sample trace.txt config file:

Run simulation

- ./build/dramsim3main configs/DDR4_8Gb_x8_3200.ini -c 100000 -t tests/example_trace.txt -o output/
- every various configurations files, located in configs/ directory. for this simulation we use DDR4 8Gb config file.



after simulation is finished, you can see output in output/ directory in dramsim3.txt file like bellow:

```
waorawaorawaorawawawawawawawawawawawa
undravnokavnovavnokavnovavnovavnokavnovav
                                                                                                                                                                8 # Number of SREFX commands
8 # Number of SREFE commands
8 # Number of REFb commands
                                                                                                                                 = 100000 # Number of DRAN cycles
= 8 # Number of spochs
                                                                                                                       - 794 Muster of AERD/MICHO Commands.
- 1113 Muster of read represents Sound Fig. 1113 Muster of read represents Sound Fig. 1113 Muster of read represents Sound Fig. 1114 Muster of RE Commands.
- 117 Muster of RE Commands.
- 2 Muster of RE Commands.
- 2 Muster of RE Commands.
- 3 Solve of read with 2015 Rode peak.
- 5 Solve of read settle read.
- 5 Side Solve of read settle read.
- 5 Side Solve of read settle read.
- 6 Side Solve of read settle read.
                                                                                                                                                                design of All book side in row creat.

A Cylin of All book side in row creat.

B Regards interactived Listensy (cyclin)

B Regards interactived Listensy (cyclin)
                                                                                                                                                                                       81 # Write cmd latency (cycles)
                                                                                                                                                                                  135 # Write and latency (cycles
```

Figure 10: Output report



32 / 47

we can plot read latancy, interarrival latancy, write latancy and ... with some python scripts located in script/ directory.

plot

python3 scripts/plot_stats.py output/dramsim3.json

the output of simulation:






Figure 11: Interarrival latancy






Figure 12: Read latancy






Figure 13: Write latancy



- 1 Introduction

- 4 DRAMSIM
- 5 SimpleScaler



piescaler

- This simulator was the doctoral thesis of Mr. Austin Todd from University of Wisconsin, which was written in C language
- 2 This simulator is not just for memories. like Gem5, it is a system simulator.
- By default, this simulator is capable of simulating Alpha and PISA ISA. but other ISAs can also be added to it.
- With SimpleScaler we can simulate this Micro Architecture:
 - **1 Sim-fast:** simulate without considering cache, pipeline and any type of micro architecture
 - **② Sim-safe:** simulate with considering access to memories
 - Sim-profile: report number of simulations and dynamic instructions
 - 4 Sim-cache: simulate a system with access to cache
 - **5** Sim-bpred: report total branch prediction of program
 - **6** Sim-outorder: All the previous features are collected in this

CE Department, AUT

The structure of SimpleScaler is shown in bellow:




Figure 14: Structure of SimpleScaler



Advantages:

- Open source
- System level computer with more detail
- **3** Support for different architectures

Disadvantages:

- No direct access to memory
- Not support a new memory technologies
- On't report analysis with detail like stats file in GEM5



How install and build SimpleScaler?

We should clone repository in first step:

Clone repository

```
$ git clone
```

https://github.com/stevekuznetsov/simple-scalar.git

\$ simple-scalar

before build, we need install dependencies:

Install dependencies

- sudo apt-get update
- sudo apt-get update install build-essential
- sudo apt-get update install flex bison
- sudo apt-get update install libx11-dev



41 / 47

Now we can build simulator:

Build

\$ make config-alpha

If the build is successful, your terminal output will look like this:

```
The state of the s
```

Figure 15: Build successful



RA. adinepour@aut.ac.ir

Run simulation:

The default program's .exe file is located in the tests/bin/ path. also the source code of program located in tests/src/ directory. in this simulation we use test-math program. this program calculates sine, tangent and several other mathematical operations for various inputs.

Run simulation with this command:

Build

\$./sim-safe tests/bin/test-math



The output report of simulation as bellow:

```
pow(12.8, 2.0) == 144.000000
pow(18.8, 3.0) == 1000.000000
 OW(10.0, -3.0) == 0.001000
oow(3.68555,4.0) = 169
.93117 + 5*log(3.68555) = 18.3435
.os(18.3435) = -0.686798, sin(10.3435) = -0.794856
x 0.5x
x9.5 x
x 0.5x
serning: partially supported sigproceask() call..
                                      13648 # total number of loads and stores executed
                                 49438.8888 # simulation speed (in insts/sec)
                                8x8128888888 # program text (code) segment base
188416 # program text (code) size in bytes
                                8x814868888 # program initialized data segment base
41984 # program initied '.data' and uninitied '.bss' size in bytes
                                8x811ff9b808 # program stack segment base (highest address in stack)
16384 # program initial stack size
                                8x811ff97888 # program environment base address address
                                           29 # total number of pages allocated
232k # total size of memory pages allocated
75 # total first level page table misses
                                         535692 # total page table accesses
0.0001 # first level page table miss rate
```

Figure 16: Report of test-math program



- 1 Introduction

- 4 DRAMSIM
- 5 SimpleScaler
- 6 References

RA, adinepour@aut.ac.ir



References

- [1] S. Senni, Exploration of non-volatile magnetic memory for processor architecture, 2015.
- N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, "Cacti 6.0: A tool to understand large caches," University of Utah and Hewlett Packard Laboratories, Tech. Rep., vol. 147, 2009.
- [3] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, "Dramsim2: A cycle accurate memory system simulator," IEEE computer architecture letters, vol. 10, no. 1, pp. 16–19, 2011.
- [4] S. Li, Z. Yang, D. Reddy, A. Srivastava, and B. Jacob, "Dramsim3: A cycle-accurate, thermal-capable dram simulator," IEEE Computer Architecture Letters, vol. 19, no. 2, pp. 106–109, 2020.

RA. adinepour@aut.ac.ir

46 / 47

The End

Questions? Comments?

You can find this slides here:

 $\label{lem:com_M_Sc-AUT_M.Sc-Computer-Architecture/Memory} \\ \text{Technologies}$