

Exploring Memory Technology Simulators

Reza Adinepour

Computer Engineering Department, Tehran Polytechnic

adinepour@aut.ac.ir

March 11, 2024

Memory Technologies - Spring 2024



Amirkabir University of Technology
(Tehran Polytechnic)

Agenda

① Introduction

② CACTI

③ NVSIM

④ DRAMSIM

⑤ SimpleScaler

⑥ References

1 Introduction

Full-system simulators

Memory simulators

2 CACTI

3 NVSIM

4 DRAMSIM

5 SimpleScaler

6 References

Introduction

Why we should use simulators?

- ➊ Simulators are vital for understanding computer architecture
- ➋ Two main categories:
 - ➊ Memory simulators
=> focus solely on memory components
 - ➋ Full-system simulators
=> emulate all computer components
- ➌ Efficient design relies on effective simulation tools
- ➍ Comprehensive insights through full-system simulation
- ➎ Maximize performance with accurate simulators

1 Introduction

Full-system simulators

Memory simulators

2 CACTI

3 NVSIM

4 DRAMSIM

5 SimpleScaler

6 References

Full-system simulators

Full-system simulators emulate the entire computer system, providing a holistic view. For example, we can refer to the following simulators:

- ① GEM5
- ② QEMU
- ③ Bochs
- ④ SimpleScalar

It's worth noting that a notable and highly regarded emulator in this field is **GEM5**.

1 Introduction

Full-system simulators

Memory simulators

2 CACTI

3 NVSIM

4 DRAMSIM

5 SimpleScaler

6 References

Memory simulators

Memory simulators focus on simulating specific memory components. Examples include:

- ① **CACTI**
- ② **NVSIM**
- ③ **DRAMSim**
- ④ DiskSim
- ⑤ Ramulator
- ⑥ OpenRAM
- ⑦ HSPICE

In this talk, we will review the first 3 cases and **SimpleScalar** in the category of Full-system simulators.

1 Introduction

2 CACTI

3 NVSIM

4 DRAMSIM

5 SimpleScaler

6 References

CACTI

"In 1993, Dr. Jupi and Dr. Wilton pioneered the first simulation, and CACTI was subsequently developed through HP company tests."

- ① Although this simulator simulates all memory levels, its main use is in the analysis of **Caches**
- ② This simulator takes a set of memory parameters as input
- ③ It calculates various parameters such as **Access time**, **Power**, **Cycle time**, and **Area**
- ④ CACTI is available in two varieties: Web version and C++ Source code

Next, we will explain how to install and work with the uncompiled version of this emulator

CACTI (Cont.)

Advantages:

- ① Open source
- ② To be general
- ③ High speed
- ④ High flexibility in personalization

Disadvantages:

- ① Approximate calculations
- ② Productivity gap
- ③ Not real time
- ④ It doesn't have a strong community

CACTI (Cont.)

How install and compile CACTI?

In first we should install dependencies.

Install dependencies

```
$ sudo apt-get update  
$ sudo apt-get install build-essential
```


After install dependencies we should clone repository.

Clone repository

```
$ git clone  
https://github.com/HewlettPackard/cacti.git
```


CACTI (Cont.)

You can set cache configs in `cache.cfg` file like figure

A terminal window titled "Terminal" with a dark background and light text. It displays the contents of a cache configuration file. The configuration includes cache size settings for various levels, power gating options, line size, associativity, and technology parameters.

```
Cache size
//size (bytes) 2848
//size (bytes) 4096
//size (bytes) 32768
-size (bytes) 131072
//size (bytes) 262144
//size (bytes) 1048576
//size (bytes) 2097152
//size (bytes) 4194304
//size (bytes) 8388608
//size (bytes) 16777216
//size (bytes) 33554432
//size (bytes) 134217728
//size (bytes) 67108864
//size (bytes) 1073741024

# power gating
.Array Power Gating - "false"
.WL Power Gating - "false"
.CL Power Gating - "false"
.Bitline floating - "false"
-Interconnect Power Gating - "false"
-Power Gating Performance Loss 0.01

# Line size
//block size (bytes) 8
-block size (bytes) 64

# To model Fully Associative cache, set associativity to zero
//associativity 0
-associativity 2
//associativity 4
//associativity 8

-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0

# Multiple banks connected using a bus
.UCA bank count 1
//technology (u) 0.022
//technology (u) 0.040
//technology (u) 0.032
-technology (u) 0.090
```

Figure 2: cache config file


CACTI (Cont.)

Run simulation with this command:

Run

```
$ ./cacti -infile cache.cfg
```

The simulation output is as follows:



```
Cache size : 131072
Access time : 64
Associativity : 2
Read only ports : 0
Write only ports : 0
Read write ports : 1
Single channel read ports : 0
Cache banks (CCB) : 1
Topology : 0.89
Temperature : 349
Tag size : 0
Array type : 0
Model 4k memory : 0
Model 4k 3D memory : 0
Access mode : 0
Data array cell type : 0
Data array peripheral type : 0
Tag array cell type : 0
Tag array peripheral type : 0
Optimization target : 2
Design objective (DCA wL) : 0 0.8 100 0
Design objective (DCA wL) : 20 10000 10000 10000 10000
Cache model : 0
Read bank : 0
Write inside mem : 1
Write outside mem : 1
Interconnect projection : 1
Write skewing : 1
Price level : 1
CCX overhead : 1
Page size : 0
Burst length : 0
Internal prefetch width : 0
Force cache config : 0
Subarray Driver direction : 1
Isolate : WRITE
Mem_ctl : NO ECC
Io_type : CCB
Mem_ctl : NO ECC
IO Area (sq.um) = Inf
IO Timing Margins (ns) = 55.1057
IO Voltage Margins (V) = 0.355
IO Dynamic Power (mW) = 1464.36, PAV Power (mW) = 232.752 (PAV Wakeup Time (us) = 27.563)
IO Initialization and Bias Power (mW) = 2065.96
```

Figure 3: Output report

1 Introduction

2 CACTI

3 NVSIM

4 DRAMSIM

5 SimpleScaler

6 References

NVSIM

- ① NVSIM simulator is a tool for analyzing and simulating non-volatile memories
- ② It is primarily used for analyzing and estimating the area, power, and energy consumed
- ③ Unlike CACTI simulator, NVSIM simulator supports the simulation and analysis of new emerging memories like:
 - ① PCM (Phase Change Memory)
 - ② STT RAM (Spin Torque Transfer RAM)
 - ③ ReRAM (Resistive RAM)
 - ④ FBDRAM (Floating Body Dynamic RAM)
 - ⑤ eDRAM
- ④ Developed with C++

NVSIM (Cont.)




Figure 4: Memory hierarchy in NVSIM

NVSIM (Cont.)

Advantages:

- ① Open source
- ② Support for the simulation of emerging memories
- ③ low level Changeability and personalization

Disadvantages:

- ① Not real time
- ② There is no official version (In this talk i use modified version of simulator)

NVSIM (Cont.)

How install and compile CACTI?

In first clone repository:

clone repository

```
$ git clone  
https://github.com/lpentecost/nvsim-merged
```


go to repository directory and make it:

build

```
$ cd nvsim-merged  
$ make
```

NVSIM (Cont.)

If the build is successful, your terminal output will look like this:



```


In file included from BankWithTree.h:41,
    from main.cpp:54:
Bank.h:61:24: warning: 'virtual Bank Bank::operator=(const Bank&)' was hidden [-Woverloaded-virtual=]
   61 |     virtual Bank & operator=(const Bank &);
      |           ^
BankWithTree.h:56:25: note: by 'BankWithTree BankWithTree::operator=(const BankWithTree&)'
   56 |     BankWithTree & operator=(const BankWithTree &);
      |           ^
Bank.h:61:24: warning: 'virtual Bank Bank::operator=(const Bank&)' was hidden [-Woverloaded-virtual=]
   61 |     virtual Bank & operator=(const Bank &);
      |           ^
In file included from main.cpp:55:
BankWithTree.h:61:28: note: by 'BankWithTree BankWithTree::operator=(const BankWithTree&)'
   61 |     BankWithTree & operator=(const BankWithTree &);
      |           ^
g++ -Wall -c Mat.cpp -o Mat.o
g++ -Wall -c MemCell.cpp -o MemCell.o
g++ -Wall -c Mux.cpp -o Mux.o
g++ -Wall -c OutputDriver.cpp -o OutputDriver.o
g++ -Wall -c Precharger.cpp -o Precharger.o
g++ -Wall -c PredecodeBlock.cpp -o PredecodeBlock.o
g++ -Wall -c Result.cpp -o Result.o
In file included from BankWithTree.h:41,
    from Result.h:41,
    from Result.cpp:38:
Bank.h:61:24: warning: 'virtual Bank Bank::operator=(const Bank&)' was hidden [-Woverloaded-virtual=]
   61 |     virtual Bank & operator=(const Bank &);
      |           ^
BankWithTree.h:56:25: note: by 'BankWithTree BankWithTree::operator=(const BankWithTree&)'
   56 |     BankWithTree & operator=(const BankWithTree &);
      |           ^
Bank.h:61:24: warning: 'virtual Bank Bank::operator=(const Bank&)' was hidden [-Woverloaded-virtual=]
   61 |     virtual Bank & operator=(const Bank &);
      |           ^
In file included from Result.h:42:
BankWithTree.h:61:28: note: by 'BankWithTree BankWithTree::operator=(const BankWithTree&)'
   61 |     BankWithTree & operator=(const BankWithTree &);
      |           ^
g++ -Wall -c RowDecoder.cpp -o RowDecoder.o
g++ -Wall -c Senseamp.cpp -o Senseamp.o
g++ -Wall -c SubArray.cpp -o SubArray.o
g++ -Wall -c Technology.cpp -o Technology.o
g++ -Wall -c Wire.cpp -o Wire.o
g++ -Bank.o BankWithTree.o BankWithTree.o BasicDecoder.o Buffer.o Comparator.o Formula.o FunctionInit.o InputParameter.o main.o Mat.o MemCell.o Mux.o OutputDriver.o Precharger.o P
redecodeBlock.o Result.o RowDecoder.o Senseamp.o SubArray.o Technology.o Wire.o -o nvsim
g++ -Wall -c nvsim.o -o nvsim

```

Figure 5: NVSIM successful build

NVSIM (Cont.)

Now we should set the config file like CACTI in .cfg file. for simulate simple design we use `sample.cfg` which the config of a 64 bit memristor.



```
DesignTarget: RAM
CacheAccessMode: Normal
OptimizationTarget: ReadEQP
OutputFilePrefix: test
EnablePruning: Yes
ProcessNode: 22
Capacity (MB): 1
WordWidth (bit): 64
DeviceRoadmap: HP
LocalWireType: LocalAggressive
LocalWireRepeaterType: RepeatedNone
LocalWireUseBelowSizing: No
GlobalWireType: GlobalAggressive
GlobalWireRepeaterType: RepeatedNone
GlobalWireUseBelowSizing: No
Routing: H-tree
InternalSensing: true
MemoryCellInputFile: sample_cells/sample_BRAM.cell
Temperature (K): 350
BufferDesignOptimization: latency
//ForceBank (Total AxB, Active CxD): 4x4, 1x4
//ForceMat (Total AxB, Active CxD): 2x2, 1x2
//ForceBusSenseamp: 2
//ForceBusOutputLev1: 1
//ForceBusOutputLev2: 1
//UseCACTIAssumption: Yes
//ApplyReadLatencyConstraint: 37.4
//ApplyWriteLatencyConstraint: 0.5
//ApplyReadDynamicEnergyConstraint: 0.5
sample.cfg 52L, 1021B
```

Figure 6: `sample.cfg` config file


NVSIM (Cont.)

Run simulation:

Run

```
$ ./nvsim sample.cfg
```

output as follow:



```
--- Predecoder Latency = 64.395ns
--- Subarray Latency = 364.447ns
--- Row Decoder Latency = 225.527ps
--- Bitline Latency = 2.22ns
--- Senseamp Latency = 666.666ps
--- Row Latency = 33.66ns
--- Precharge Latency = 334.366ns
Write Latency = 39.438ns
--- R-True Latency = 5.386ns
--- Rst Latency = 28.415ns
--- Predecoder Latency = 64.395ns
--- Subarray Latency = 38.348ns
--- Row Decoder Latency = 225.527ps
--- Charge Latency = 36.436ns
Subarray Buf Rst Latency = 64.86ns
Subarray Buf Rst Latency = 218.86ns
Read Bandwidth = 28.562GB/s
Write Bandwidth = 393.156MB/s
Power:
Read Dynamic Energy = 4.252pJ
--- R-True Read Dynamic Energy = 2.737pJ
--- Rst Dynamic Energy = 1.515pJ per rst
--- Predecoder Dynamic Energy = 0.066pJ
--- Subarray Dynamic Energy = 1.478pJ per active subarray
--- Row Decoder Dynamic Energy = 0.384pJ
--- Row Decoder Dynamic Energy = 0.393pJ
--- Bitline & Cell Read Energy = 0.802pJ
--- Senseamp Dynamic Energy = 0.512pJ
--- Row Dynamic Energy = 0.874pJ
--- Precharge Dynamic Energy = 0.396pJ
Write Dynamic Energy = 45.549pJ
--- R-True Write Dynamic Energy = 2.717pJ
--- Rst Dynamic Energy = 42.832pJ per rst
--- Predecoder Dynamic Energy = 0.066pJ
--- Subarray Dynamic Energy = 40.779pJ per active subarray
--- Row Decoder Dynamic Energy = 0.384pJ
--- Row Decoder Dynamic Energy = 0.393pJ
--- Row Dynamic Energy = 0.874pJ
Subarray Buf Rst Energy = 0.006pJ
Subarray Buf Rst Energy = 0.006pJ
Leakage Power = 0.135mW
--- R-True Leakage Power = 0.006pW
--- Rst Leakage Power = 5.426mW per rst
Finished:
$ ./nvsim sample.cfg
```

Figure 7: Output of simulation

1 Introduction

2 CACTI

3 NVSIM

4 DRAMSIM

5 SimpleScaler

6 References

DRAMSIM

- ① DRAMSim use for simulate Dynamic RAMs.
 - ① DRAM modeling it's very important because the technology is trying to provide CPU and DRAM integrated in one chip.
 - ② This provides high density:
 - ① High density
 - ② Optimal performance
 - ③ Lower power consumption
- ② DRAMSim is provide in three version:
 - ① DRAMSim 1
 - ② DRAMSim 2
 - ③ DRANSim 3

In this talk, we discuss about the last version of DRAMSim
- ③ DRAMSim developed in C++ and write in modularly.

DRAMSIM (Cont.)

- ① DRAMSim can be connected to GEM5
- ② DRAMSim can simulate following protocol:
 - ① DDR3
 - ② DDR4
 - ③ LPDDR3
 - ④ LPDDR4
 - ⑤ GDDR5
 - ⑥ GDDR6
 - ⑦ HBM
 - ⑧ HMC
 - ⑨ STT-MRAM

The structure of main block of DRAMSim is shown in figure 8.

DRAMSIM (Cont.)




Figure 8: Main block of DRAMSIM

DRAMSIM (Cont.)

Advantages:

- ① The possibility of simulating new DRAM technologies like DDR4 and GDDR6
- ② High flexibility in configuration
- ③ Synchronize with system simulators

Disadvantages:

- ① Dependence on the model and configuration
- ② Don't report power consumption and area

DRAMSIM (Cont.)

How install and build DRAMSim?

We should clone repository in first step:

Clone repository

```
$ git clone https://github.com/umd-memsys/DRAMsim3
$ DRAMsim3cd
```


now we should build it:

Build

```
$ mkdir build
$ cd buildcd
$ cmake ..
$ make -j4
$ -DTHERMAL=1.. cmake
```

DRAMSIM (Cont.)

If the simulation builds successfully, you can see **Built target** on your terminal like figure 9



```
[25] Building CXX object Chakraborty/dramsim.dir/src/channel_state.cc.o
[25] Building CXX object Chakraborty/dramsim.dir/src/command_queue.cc.o
[25] Building CXX object Chakraborty/dramsim.dir/src/common.cc.o
In file included from /mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/src/common.cc:2:
/mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/ext/fmt/include/fmt/format.h:404:6: warning: identifier 'char8_t' is a keyword in C++20 [-Wc++20-compat]
  404 | enum char8_t unsigned char {};
      | ^~~~~
[315] Building CXX object Chakraborty/dramsim.dir/src/configuration.cc.o
/mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/src/command_queue.cc: In member function 'bool dramsim3::CommandQueue::isEmpty() const':
/mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/src/command_queue.cc:118:21: warning: loop variable 'q' creates a copy from type 'const std::vector<dramsim3::Command>' [-Wrange-loop-construct]
  118 |     for (const auto q : queues_) {
      |                   ^
/mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/src/command_queue.cc:118:21: note: use reference type to prevent copying
  118 |     for (const auto q : queues_) {
      |                   ^
[376] Building CXX object Chakraborty/dramsim.dir/src/controller.cc.o
[438] Building CXX object Chakraborty/dramsim.dir/src/memory_queue.cc.o
In file included from /mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/src/configuration.h:8,
from /mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/src/configuration.cc:1:
/mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/ext/headers/INIReader.h: In constructor 'dramsim3::Config::Config(std::string, std::string)':
/mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/ext/headers/INIReader.h:163:12: warning: 'char* __builtin_strncpy(char*, const char*, long unsigned int)' output may be truncated copying 49 bytes from a string of length 199 [-Wstringop-truncation]
  163 |     strncpy(dest, src, size);
      |     ~~~~~^~~~~
[508] Building CXX object Chakraborty/dramsim.dir/src/mem.cc.o
[546] Building CXX object Chakraborty/dramsim.dir/src/refresh.cc.o
[626] Building CXX object Chakraborty/dramsim.dir/src/single_stats.cc.o
In file included from /mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/src/single_stats.cc:3:
/mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/ext/fmt/include/fmt/format.h:404:6: warning: identifier 'char8_t' is a keyword in C++20 [-Wc++20-compat]
  404 | enum char8_t unsigned char {};
      | ^~~~~
[688] Building CXX object Chakraborty/dramsim.dir/src/simlib.cc.o
[758] Building CXX object Chakraborty/dramsim.dir/src/main.cc.o
[818] Linking CXX shared library "/mnt/9636017436015639/University/CE/Memory Technologies/Hms/Simulation/HM01/Doc/Tools/DRAMsim3/libdramsim3.so"
[878] Building CXX object Chakraborty/dramsim.dir/src/memlib.cc.o
[938] Building CXX object Chakraborty/dramsim.dir/src/cpu.cc.o
[1008] Linking CXX executable dramsim3
[1088] Built target dramsim3
[1098] Built target dramsim3main
[1098] Built target dramsim3main
```

Figure 9: DRAMSim built target

DRAMSIM (Cont.)

How can run sample simulation?

- ① in first, create a folder for save output file of simulation:

Create output directory

```
$ mkdir output
```

- ② then, with this command, run simulation for sample_trace.txt config file:

Run simulation

```
$ ./build/dramsim3main configs/DDR4_8Gb_x8_3200.ini  
-c 100000 -t tests/example_trace.txt -o output/
```

every various configurations files, located in configs/ directory.
for this simulation we use DDR4_8Gb config file.

DRAMSIM (Cont.)

after simulation is finished, you can see output in output/ directory in dramsim3.txt file like bellow:

```

#####
# Statistics of Channel 0
#####
num_srexf_cmds      = 0      # Number of SREXF commands
num_srexf_cmds      = 0      # Number of SREXF commands
num_ref_cmds        = 0      # Number of REF commands
num_cycles          = 100000 # Number of DRAM cycles
epoch_num           = 0      # Number of epochs
num_write_buf_hits  = 0      # Number of write buffer hits
num_write_cmds      = 1110   # Number of WRITE/WRIIEP commands
num_reads_done      = 294    # Number of read requests issued
hbm_dual_cmds       = 0      # Number of cycles dual cmds issued
num_ref_cmds        = 16     # Number of REF commands
num_read_row_hits   = 245    # Number of read row buffer hits
num_read_cmds       = 284    # Number of READ/READP commands
num_writes_done     = 1113   # Number of read requests issued
num_write_row_hits  = 1040   # Number of write row buffer hits
num_act_cmds        = 119    # Number of ACT commands
num_pre_cmds        = 117    # Number of PRE commands
num_endcmd_pres     = 22     # Number of endcmd PRE commands
sref_cycles_0       = 0      # Cycles of rank in SREF mode rank.0
sref_cycles_1       = 0      # Cycles of rank in SREF mode rank.1
rank_active_cycles_0 = 95163 # Cycles of rank active rank.0
rank_active_cycles_1 = 51334 # Cycles of rank active rank.1
all_bank_idle_cycles_0 = 4837 # Cycles of all bank idle in rank rank.0
all_bank_idle_cycles_1 = 48666 # Cycles of all bank idle in rank rank.1
interarrival_latency[0-9] = 0 # Request interarrival latency (cycles)
interarrival_latency[10-19] = 61 # Request interarrival latency (cycles)
interarrival_latency[20-29] = 84 # Request interarrival latency (cycles)
interarrival_latency[30-39] = 67 # Request interarrival latency (cycles)
interarrival_latency[40-49] = 5 # Request interarrival latency (cycles)
interarrival_latency[50-59] = 4 # Request interarrival latency (cycles)
interarrival_latency[60-69] = 4 # Request interarrival latency (cycles)
interarrival_latency[70-79] = 13 # Request interarrival latency (cycles)
interarrival_latency[80-89] = 71 # Request interarrival latency (cycles)
interarrival_latency[90-99] = 61 # Request interarrival latency (cycles)
interarrival_latency[100-] = 442 # Request interarrival latency (cycles)
write_latency[0-9] = 0 # Write cmd latency (cycles)
write_latency[10-19] = 0 # Write cmd latency (cycles)
write_latency[20-39] = 13 # Write cmd latency (cycles)
write_latency[40-59] = 81 # Write cmd latency (cycles)
write_latency[60-79] = 135 # Write cmd latency (cycles)
write_latency[80-99] = 63 # Write cmd latency (cycles)
write_latency[100-119] = 19 # Write cmd latency (cycles)
write_latency[120-139] = 11 # Write cmd latency (cycles)
'drainsim3.txt' 78L, 6845B
  
```

Figure 10: Output report

DRAMSIM (Cont.)

we can plot read latency, interarrival latency, write latency and ...
with some python scripts located in `script/` directory.

plot

```
$ python3 scripts/plot_stats.py output/dramsim3.json
```

the output of simulation:

DRAMSIM (Cont.)




Figure 11: Interarrival latency

DRAMSIM (Cont.)




Figure 12: Read latency

DRAMSIM (Cont.)




Figure 13: Write latency

1 Introduction

2 CACTI

3 NVSIM

4 DRAMSIM

5 SimpleScaler

6 References

SimpleScaler

- ① This simulator was the doctoral thesis of Mr. Austin Todd from University of Wisconsin, which was written in C language
- ② This simulator is not just for memories. like Gem5, it is a system simulator.
- ③ By default, this simulator is capable of simulating Alpha and PISA ISA. but other ISAs can also be added to it.
- ④ With SimpleScaler we can simulate this Micro Architecture:
 - ① **Sim-fast:** simulate without considering cache, pipeline and any type of micro architecture
 - ② **Sim-safe:** simulate with considering access to memories
 - ③ **Sim-profile:** report number of simulations and dynamic instructions
 - ④ **Sim-cache:** simulate a system with access to cache
 - ⑤ **Sim-bpred:** report total branch prediction of program
 - ⑥ **Sim-outorder:** All the previous features are collected in this

SimpleScaler (Cont.)

Advantages:

- ① Open source
- ② System level computer with more detail
- ③ Support for different architectures

Disadvantages:

- ① No direct access to memory
- ② Not support a new memory technologies
- ③ Don't report analysis with detail like stats file in GEM5

SimpleScaler (Cont.)

How install and build SimpleScaler?

We should clone repository in first step:

Clone repository

```
$ git clone  
https://github.com/stevekuznetsov/simple-scalar.git  
$ simple-scalar
```

before build, we need install dependencies:

Install dependencies

```
$ sudo apt-get update  
$ sudo apt-get update install build-essential  
$ sudo apt-get update install flex bison  
$ sudo apt-get update install libx11-dev
```


SimpleScaler (Cont.)

Run simulation:

The default program's .exe file is located in the tests/bin/ path. also the source code of program located in tests/src/ directory. in this simulation we use test-math program. this program calculates sine, tangent and several other mathematical operations for various inputs.

Run simulation with this command:

Build

```
$ ./sim-safe tests/bin/test-math
```

SimpleScaler (Cont.)

The output report of simulation as bellow:

```

sim: ** starting functional simulation **
pow(12.0, 2.0) == 144.000000
pow(10.0, 3.0) == 1000.000000
pow(10.0, -3.0) == 0.001000
str: 123.456
x: 123.000000
str: 123.456
x: 123.456000
str: 123.456
x: 123.456000
123.456 123.456000 123 1000
sinh(2.0) = 3.62686
sinh(3.0) = 10.0179
h:3.60555
atanh(3.2) = 0.982794
pow(3.60555,4.0) = 169
169 / exp(0.982794 * 5) = 1.24107
3.9317 * 5*log(3.60555) = 10.3435
cos(10.3435) = -0.600790, sin(10.3435) = -0.794856
x 0.5x
x 0.5x
x 0.5x
-10-17 == -10-17 Worked!
warning: partially supported sigprocmask() call...

sim: ** simulation statistics **
sim_num_inst 49430 # total number of instructions executed
sim_num_refs 13640 # total number of loads and stores executed
sim_elapsed_time 1 # total simulation time in seconds
sim_inst_rate 49430.0000 # simulation speed (in insts/sec)
ld_text_base 0x0120000000 # program text (code) segment base
ld_text_size 108416 # program text (code) size in bytes
ld_data_base 0x0140000000 # program initialized data segment base
ld_data_size 41984 # program init'ed '.data' and uninit'ed '.bss' size in bytes
ld_stack_base 0x01ff9b000 # program stack segment base (highest address in stack)
ld_stack_size 16384 # program initial stack size
ld_prog_entry 0x0120007f50 # program entry point (initial PC)
ld_envirom_base 0x01ff97000 # program environment base address
ld_target_big_endian 0 # target executable endian-ness, non-zero if big endian
mem_page_count 29 # total number of pages allocated
mem_page_mem 232k # total size of memory pages allocated
mem_ptab_misses 75 # total first level page table misses
mem_ptab_accesses 53602 # total page table accesses
mem_ptab_miss_rate 0.0001 # first level page table miss rate
  
```

Figure 16: Report of test-math program

1 Introduction

2 CACTI

3 NVSIM

4 DRAMSIM

5 SimpleScaler

6 References

References

[◀ Back to start](#)

- [1] S. Senni, *Exploration of non-volatile magnetic memory for processor architecture*, 2015.
- [2] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “Cacti 6.0: A tool to understand large caches,” *University of Utah and Hewlett Packard Laboratories, Tech. Rep*, vol. 147, 2009.
- [3] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, “Dramsim2: A cycle accurate memory system simulator,” *IEEE computer architecture letters*, vol. 10, no. 1, pp. 16–19, 2011.
- [4] S. Li, Z. Yang, D. Reddy, A. Srivastava, and B. Jacob, “Dramsim3: A cycle-accurate, thermal-capable dram simulator,” *IEEE Computer Architecture Letters*, vol. 19, no. 2, pp. 106–109, 2020.

The End

Questions? Comments?

You can find this slides here:

[github.com/M-Sc-AUT/M.Sc-Computer-Architecture/Memory
Technologies](https://github.com/M-Sc-AUT/M.Sc-Computer-Architecture/MemoryTechnologies)