

# Logic Gates Implementation

```
module lab_02(input a,b,c,e,d,f,g,i,j,k,l,m,n , output x,y,z,w,v,u,t
);

    assign x= a&b;           //and gate
    assign y= c|d;           // or gate
    assign z= ~e;            // not gate
    assign w= ~(f&g);        //Nand gate
    assign v= ~(i&j);        //nor gate
    assign u= k^l;           //xor gate
    assign t= ~(m^n);        //xnor gate

endmodule
```

# Port Assign according in NEXYS-4 ARTIX-7 board

Tcl Console

Messages

Log

Reports

Design Runs

Timing

Power

DRC

Package Pins

I/O Ports

</