Logic Gates Implementation

```
module lab_02(input a,b,c,e,d,f,g,i,j,k,l,m,n , output x,y,z,w,v,u,t
);
 assign x= a&b;
                        //and gate
                       // or gate
 assign y= c|d;
                      // not gate
 assign z= ~e;
 assign w = ^(f\&g);
                      //Nand gate
 assign v= ~(i&j);
                      //nor gate
                       //xor gate
 assign u= k^l;
 assign t= ~(m^n);
                       //xnor gate
```

endmodule

Port Assign according in NEXYS-4 ARTIX-7 board

