

## Zynq 7000: AXI DMA in Direct Register Mode



Aleksei Rostov, PhD,
Senior R&D Engineer,
FPGA/Embedded Linux Developer,
aleksei.rostov@protonmail.com

## HARDWARE DESIGN



## **AXI DMA**

Table 2-6: Direct Register Mode Register Address Map

The second secon				ı
Address Space Offset <sup>(1)</sup>	Name	Description		
00h	MM2S_DMACR	MM2S DMA Control register	AXI4 Memory Map Read	-
04h	MM2S_DMASR	MM2S DMA Status register		
08h – 14h	Reserved	N/A		_
18h	MM2S_SA	MM2S Source Address. Lower 32 bits of address.	AXI4-Lite	
1Ch	MM2S_SA_MSB	MM2S Source Address. Upper 32 bits of address.		
28h	MM2S_LENGTH	MM2S Transfer Length (Bytes)		-
30h	S2MM_DMACR	S2MM DMA Control register		L
34h	S2MM_DMASR	S2MM DMA Status register		_
38h – 44h	Reserved	N/A		
48h	S2MM_DA	S2MM Destination Address. Lower 32 bit address.		L
4Ch	S2MM_DA_MSB	S2MM Destination Address. Upper 32 bit address.	AXI4 Memory Map Write	
58h	S2MM_LENGTH	S2MM Buffer Length (Bytes)		L




Figure 1-1: AXI DMA Block Diagram

## AXI DMA PROGRAMMING SEQUENCE

A DMA operation for the MM2S channel is set up and started by the following sequence:

- Start the MM2S channel running by setting the run/stop bit to 1 (MM2S\_DMACR.RS =

   The halted bit (DMASR.Halted) should deassert indicating the MM2S channel is running.
- If desired, enable interrupts by writing a 1 to MM2S\_DMACR.IOC\_IrqEn and MM2S\_DMACR.Err\_IrqEn. The delay interrupt, delay count, and threshold count are not used when the AXI DMA is configured for Direct Register Mode.
- 3. Write a valid source address to the MM2S\_SA register. If AXI DMA is configured for an address space greater than 32, then program the MM2S\_SA MSB register. If the AXI DMA is not configured for Data Re-Alignment, then a valid address must be aligned or undefined results occur. What is considered aligned or unaligned is based on the stream data width. When AXI\_DMA is configured in Micro Mode, it is your responsibility to specify the correct address. Micro DMA does not take care of the 4K boundary.
  - For example, if Memory Map Data Width = 32, data is aligned if it is located at word offsets (32-bit offset), that is 0x0, 0x4, 0x8, 0xC, and so forth. If DRE is enabled and Streaming Data Width < 128, then the Source Addresses can be of any byte offset.
- 4. Write the number of bytes to transfer in the MM2S\_LENGTH register. A value of zero written has no effect. A non-zero value causes the MM2S\_LENGTH number of bytes to be read on the MM2S AXI4 interface and transmitted out of the MM2S AXI4-Stream interface. The MM2S\_LENGTH register must be written last. All other MM2S registers can be written in any order. In the case of Micro DMA, this value cannot exceed [Burst\_length \* (Memory Mapped Data Width)/8].

A DMA operation for the S2MM channel is set up and started by the following sequence:

- Start the S2MM channel running by setting the run/stop bit to 1 (S2MM\_DMACR.RS =

   The halted bit (DMASR.Halted) should deassert indicating the S2MM channel is running.
- If desired, enable interrupts by writing a 1 to S2MM\_DMACR.IOC\_IrqEn and S2MM\_DMACR.Err\_IrqEn. The delay interrupt, delay count, and threshold count are not used when the AXI DMA is configured for Direct Register Mode.
- Write a valid destination address to the S2MM\_DA register. If AXI DMA is configured for an address space greater than 32, program the S2MM\_DA MSB register.
- If the AXI DMA is not configured for Data Re-Alignment then a valid address must be aligned or undefined results occur. What is considered aligned or unaligned is based on the stream data width.
  - For example, if Memory Map Data Width= 32, data is aligned if it is located at word offsets (32-bit offset), that is, 0x0, 0x4, 0x8, 0xC, and so forth. If DRE is enabled and Streaming Data Width < 128 then the Destination Addresses can be of any byte offset.
- 5. Write the length in bytes of the receive buffer in the S2MM\_LENGTH register. A value of zero has no effect. A non-zero value causes a write on the S2MM AXI4 interface of the number of bytes received on the S2MM AXI4-Stream interface. A value greater than or equal to the largest received packet must be written to S2MM\_LENGTH. A receive buffer length value that is less than the number of bytes received produces undefined results. When AXI DMA is configured in Micro mode, this value should exactly match the bytes received on the S2MM AXI4-Stream interface. The S2MM\_LENGTH register must be written last. All other S2MM registers can be written in any order.