# Vivado High Level Synthesis Tutorial

Aleksei Rostov, PhD, Senior R&D Engineer, FPGA/Embedded Linux Developer, aleksei.rostov@protonmail.com


## Agenda

- Introduction to Vivado HLS
  - Role for FPGA design
  - C/C++ language usage
  - Optimization strategies, RTL interfaces
- Design flow
- Case: FIR filter development

# High-Level Synthesis (HLS)

- HLS is an automated design process that transforms a highlevel functional specification to a [optimized] register-transfer level (RTL) description suitable for hardware implementation
- HLS tools are widely used for complex ASIC and FPGA design
- Main benefits
  - Productivity: lower design complexity and faster simulation speed
  - Portability: single source → multiple implementations
  - Permutability: rapid design space exploration → higher quality of result (QoR)

## Permutability: Faster Design Space Exploration



# Mapping of C/C++ constructs to RTL

C Constructs HW Components Modules Functions Arguments Input/output ports  $\rightarrow$ Operators Functional units Scalars  $\rightarrow$ Wires or registers Arrays Memories Control flows Control logics

<u>Functions</u>: All code is made up of functions which represent the design hierarchy: the same in hardware

<u>Top Level IO</u>: The arguments of the toplevel function determine the hardware RTL interface ports

Operators: Operators in the C code may require sharing to control area or specific hardware implementations to meet performance

**Types:** All variables are of a defined type. The type can influence the area and performance


<u>Arrays</u>: Arrays are used often in C code. They can influence the device IO and become performance bottlenecks

Loops: Functions typically contain loops. How these are handled can have a major impact on area and performance


## Functions & RTL hierarchy

- ▶ Each function is translated into an RTL block
  - Verilog module, VHDL entity

#### Source Code



#### RTL hierarchy




Each function/block can be shared like any other component (add, sub, etc) provided it's not in use at the same time

- By default, each function is implemented using a common instance
- Functions may be inlined to dissolve their hierarchy
  - · Small functions may be automatically inlined

### **Function arguments**


- Function arguments become ports on the RTL blocks
  - Additional control ports are added to the design



- Input/output (I/O) protocols
  - They allow RTL blocks to synchronize data exchange


### **Expressions**

- HLS generates datapath circuits mostly from expressions
  - Timing constraints influence the use of registers



### **Arrays**

- By default, an array in C code is typically implemented by a memory block in the RTL
  - Read & write array → RAM; Constant array → ROM



- An array can be partitioned and map to multiple RAMs
- Multiples arrays can be merged and map to one RAM
- An array can be partitioned into individual elements and mapped to registers

### Loops

- By default, loop iterations are executed in order
  - Each loop iteration corresponds to a "sequence" of states (possibly a DAG)
  - This state sequence will be repeated multiple times based on the loop trip count

```
void TOP (...) {
...
for (i = 0; i < N; i++)
b += a[i];
}
```

# Loop unrolling

 Loop unrolling to expose higher parallelism and achieve shorter latency

#### Pros

- Decrease loop overhead
- Increase parallelism for scheduling
- Facilitate constant propagation and array-to-scalar promotion

#### Cons

 Increase operation count, which may negatively impact area, power, and timing

for (int i = 0; i < N; i++)
$$A[i] = C[i] + D[i];$$


$$A[0] = C[0] + D[0];$$


$$A[1] = C[1] + D[1];$$

$$A[2] = C[2] + D[2];$$
.....

## Loop pipelining

- Loop pipelining is one of the most important optimizations for high-level synthesis
  - Allows a new iteration to begin processing before the previous iteration is complete
  - Key metric: Initiation Interval (II) expressed in number of cycles





# Typical C/C++ Synthesizable Subset

- Data types:
  - Primitive types: (u)char, (u)short, (u)int, (u)long, float, double
  - Arbitrary precision integer or fixed-point types
  - Composite types: array, struct, class
  - Templated types: template<>
  - Statically determinable pointers
- No support for dynamic memory allocations
- No support for recursive function calls