
Zynq 7000: AXI DMA Networking



Aleksei Rostov, PhD,
Senior R&D Engineer,
FPGA/Embedded Linux Developer,
aleksei.rostov@protonmail.com

HARDWARE DESIGN

AGENTA

- 1. Memory mapped IP core creation
- 2. LWIP networking with AXI DMA using UDP/IP

