

# Caravel SoC Register Technical Reference Manual (TRM)



# Contents

1.	Regis	ster Mapping	3
	1.1. 1.2.	Housekeeping Registers SoC Management Registers	3 4
2.	Hous	sekeeping Registers	5
	2.1. 2.2.	User Project Registers Housekeeping Registers	5 13
3.	SoC I	Management Registers	17
	3.1.	Control	17
	3.2.	Debug	18
	3.3.	Flash	18
	3.4.	General Purpose I/O	19
	3.5.	LA Input and Output	20
	3.6.	SPI	23
	3.7.	Timer	25
	3.8.	UART	26
	3.9.	IRQ	28
4.	Addr	ress Space Mapping	35



# 1. Register Mapping

Registers are small, fast storage elements within the Caravel SoC that are used for temporary storage of data, intermediate results, and control information during computation. The Register Mapping Technical Reference Manual (TRM) lists the registers in mapping tables in address order for the Caravel System on a Chip (SoC). This TRM is divided into two sections

## 1.1. Housekeeping Registers

Housekeeping registers are connected to the housekeeping SPI bus to give access to certain system values and controls independently of the CPU. The housekeeping SPI can be accessed even when the CPU is in full reset. Some control registers in the housekeeping SPI affect the behaviour of the CPU in a way that can be potentially detrimental to the CPU operation, such as adjusting the trim value of the digital frequency-locked loop generating the CPU core clock.

Under normal working conditions, the SPI should not need to be accessed unless it is to adjust the clock speed of the CPU. All other functions are purely for test and debug.

The housekeeping SPI can be accessed by the CPU from a running program by enabling the SPI controller, and enabling the bit that connects the internal SPI controller directly to the housekeeping SPI. This configuration then allows a program to read, for example, the user project ID of the chip. See the SPI controller description for details.

The housekeeping entries in the Housekeeping Register Section follow the format shown below.

														reg	iste	r_na	me														
		0:	x123	4567	7B					0>	(123	4567	Ά					0)	x123	4567	79					0:	c123	4567	78		
								0x1234567A         0x12345679         0x12345678           0x01         0x02         0x03																							
	(undefined, reads zero) Register fie														ld co	onter	nts							Re	egist	er fie	ld c	onter	nts		
3	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 0-23 Bit field decription

Register register\_name description

The first line contains the register name which corresponds to the macro definition in defs.h which can be used to access the register memory from a C program running on flash. The second line shows the the (byte) hex addresses of the 32-bit register. Normally the register is read as a 32-bit word using the lowest address. Each register can be reached from the housekeeping SPI interface. The SPI address of



each register is 7 bits and is independent of the memory-mapped address. The SPI address for each byte is shown on line three. The fourth line shows which bit fields of the register contain relevant data, and groups them into named sections. The fifth line gives the bit values, for reference. Under the main table is a description of any bit fields declared on the sixth line of the table above, including a default value and any relevant notes. The last lines for each register contain a general description of the register and its use.

## 1.2. SoC Management Registers

In the context of SoCs, management registers serve as a bridge between hardware and software components. These registers allow software (such as device drivers) to interact with specific hardware functionalities. Register management is essential for ensuring proper communication between software running on the CPU and the underlying hardware components. The management entries in the Management Register section are shown as follows.

														reg	iste	r_na	me														
		0)	(123	4567	7B					0)	(123	4567	Ά					0:	x123	4567	79					0:	x123	456	78		
	(undefined, reads zero) Register field contents Register field															eld c	onter	nts													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 0-23 Bit field decription

#### Register register\_name description

The first line contains the register name which corresponds to the macro definition in defs.h which can be used to access the register memory from a C program running on flash. The second line shows the the (byte) hex addresses of the 32-bit register. Normally the register is read as a 32-bit word using the lowest address. The third line shows which bit fields of the register contain relevant data, and groups them into named sections. The fourth line gives the bit values, for reference. Under the main table is a description of any bit fields declared on the fifth line of the table above, including a default value and any relevant notes. The last lines for each register contain a general description of the register and its use.



# Housekeeping Registers

This section documents the Housekeeping registers. It lists all the registers in tables in address order.

## 2.1. User Project Registers

														reg	_mp	orj_)	der														
		0x	260	0000	03					0x	260	0000	)2					0)	(260	0000	)1					0)	260	0000	00		
																											0x	13			
	(undefined, reads zero)															gp	io x	fer c	ontro	ls											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio xfer controls (7 bits) bit fields:

serial xfer/busy	Write 1 to apply configuration values to GPIO. Auto-zeroing. Read back value 1 = busy, 0 = idle
bitbang enable	1 = serial transfer bitbang mode enabled; 0 = bitbang mode disabled
bitbang resetn	0 = bit bang mode reset; 1 = bitbang mode normal operation
bitbang load	0 = bit bang mode normal operation; 1 = latch configuration values
bitbang clock	0->1 transition: Advance data in serial shift register by 1 bit in bitbang mode
bitbang data right	Value = data to apply to serial data right side shift register (GPIO 0 to 18) on next bitbang clock
bitbang data left	Value = data to apply to serial data left side shift register (GPIO 19 to 37) on next bitbang clock
	bitbang enable bitbang resetn bitbang load bitbang clock bitbang data right

The reg\_mprj\_xfer register controls the programming of the configurable GPIO (general-purpose input/output) pins. There are 38 GPIO pins, in two banks of 19. GPIO 0 to 18 start at the bottom right corner of the chip and extend to the midpoint of the top side of the chip. GPIO 19 to 37 start at the midpoint of the top side of the chip and extend to the bottom left corner. The GPIO indexes always increase in a counterclockwise direction around the chip perimeter. The GPIOs are configured through the "user\_defines.v" file to have a specific configuration on power-up. However, the GPIOs may be reprogrammed at any time either through the housekeeping SPI or through processor reads and writes to the memory map described on this page. The programming starts with the intended configuration for each GPIO programmed into registers reg\_mprj\_io\_0 to reg\_mprj\_io\_37 (see below). These registers are a staging area for the GPIO configuration. The actual GPIO configuration is kept in duplicate registers next to each GPIO and are not directly readable or writeable. The GPIOs are configured by an automatic programming step that copies the configurations from the registers to the GPIO pins via a serial shift register. The reg\_mprj\_xfer register controls this programming process. Normally, only the simple, automatic programming is used. The user sets (through the housekeeping SPI or from a running program) bit 0 to start the configuration transfer from housekeeping registers to the GPIO pins. The same bit 0 may be subsequently monitored; when the bit clears, the configuration programming is complete. The rest of the control bits are intended only for diagnostic purposes. They can be used to override the automatic GPIO programming and perform the programming sequence manually.

														reg	_mp	orj_p	ЭWГ														
0x26000007 0x26000006 0x26000005 0x26000004																															
0x6E																															
													(un	defi	ned,	read	is ze	ro)													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register intended for future use powering up/down internal power domains. Currently it has no function.

														reg	_mp	rj_d	atal														
	0x2600000F 0x2600000E 0x2600000D 0x2600000C																														
0x6A 0x6B 0x6C 0x6D																															
gpio data [31:0]																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 31 to 0 gpio data [31:0] Read values from or write values to the GPIO pins for GPIO[31] (bit 31) down to GPIO[0] (bit 0



														reg	mp	rj_da	atah														
		0x	260	000	13					0)	260	0001	12					0:	x260	000	11					0:	c260	000	10		
																											0x	69			
	(undefined, reads zero)															gpio	dat	a [37	:32]												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 5 to 0 gpio data [37:32] R

Read values from or write values to the GPIO pins for GPIO[37] (bit 5) down to GPIO[32] (bit 0

The reg\_mprj\_datah and reg\_mprj\_datal registers together comprise the 38 bits of data corresponding to the 38 configurable GPIO pins. Writing to the register is only meaningful for GPIO pins that are configured for management control and which are not being controlled by one of the special functions (e.g., SPI master, UART, housekeeping SPI). If the corresponding GPIO is configured for management control, configured as an output, and has the output enabled, then a bit written to these registers will appear as an output value on the corresponding GPIO pin. Reading the value from these registers will read the value at the pin, regardless of whether or not the pin is configured for management control, and whether or not the pin is configured for a special function. However, the GPIO must have the input enabled.

														reg	_mp	orj_i	0_0														
0x26000027 0x26000026 0x26000025																		0)	c260	0002	24										
	0x2000020																0x	1D							0x	1E					
	(undefined, reads zero)																				gp	io co	onfig	urati	on						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	orj_i	0_1														
															0)	(260	000	28													
	SAESUSCE CAESUSCEN																	0x	1F							0x	20				
	(undefined, reads zero)																					gp	io co	onfig	urati	on					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	orj_ic	2														
		0х	260	0002	2F					<b>0</b> x	(260	0002	2E					0)	260	0002	2D					0х	260	0002	2C		
0x21																0x	22														
	(undefined, reads zero)																		gp	io co	onfig	urati	on								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	orj_i	0_3														
0x26000033 0x26000032 0x26000031 0x26000030																															
	0.2000003																0x	23							0x	24					
	(undefined, reads zero)																				gp	io co	onfig	urati	on						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



														reg	_mp	orj_i	0_4														
		0>	260	0003	37					0)	c260	0003	36					0)	(260	0003	35					0)	(260	000	34		
0x26000037 0x26000036															0x	25							0x	26							
						(	unde	efine	d, re	ads	zero	)											gp	io co	onfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

														reg	_mp	orj_i	5_5														
		0x	260	0003	3B					0)	(260	0003	BA					0>	260	0003	39					0)	260	000	38		
	0X200003A																	0x	27							0x	28				
	(undefined, reads zero)																				gp	io co	nfig	urati	on						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	orj_i	0_6														
		0)	(260	0003	3F					0)	(260	0003	BE					0x	260	0003	BD					0x	260	0003	3C		
	0x2600003F 0x2600003E																	0x	29							0x	2A				
						(	unde	efine	d, re	ads	zero	)											gp	io co	nfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	rj_i	0_7														
		0)	(260	0004	43					0:	(260	0004	12					0)	(260	0004	41					0>	260	000	40		
	0x26000043 0x26000042															0x	2B							0x	2C						
						(	unde	efine	d, re	ads	zero	)											gp	io co	nfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	rj_i	0_8														
		0)	c260	000	47					0)	(260	0004	16					0)	(260	0004	45					0)	(260	000	44		
	0x26000047 0x26000046																0x	2D							0x	2E					
						(	unde	efine	d, re	ads	zero	)											gp	io co	onfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	orj_i	0_9														
	0x2600004B 0x2600004A													0)	(260	0004	19					0)	(260	000	48						
0X2600004A														0x	2F							0x	30								
						(	unde	efine	d, re	ads	zero	)											gp	io co	onfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



														reg_	_mp	rj_io	_10														
		0)	260	0004	4F					<b>0</b> x	260	0004	E					0х	(260	0004	4D					0х	260	0004	IC		
	0x2600004F 0x2600004E																	0x	31							0x	32				
						(	unde	efine	d, re	ads	zero	)											gp	io co	nfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

														reg	_mp	rj_io	_11														
		0)	x260	000	53					0)	(260	0005	52					0x	260	0005	51					0)	260	000	50		
	0.2000003																0x	33							0x	34					
						(	unde	efine	d, re	ads	zero	)											gp	io co	nfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	mp	rj_io	_12														
		0)	c260	000	57					0)	260	0005	6					0)	(260	000	55					0)	260	000	54		
	0x26000057 0x26000056																	0x	35							0x	36				
						(	unde	efine	d, re	ads	zero	)											gp	io co	nfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	rj_io	_13														
		0)	c260	000	5B					0x	260	0005	iΑ					0)	(260	000	59					0)	260	000	58		
	0x2600005B 0x2600005A																	0x	37							0x	38				
						(	unde	efine	d, re	ads	zero	)											gp	io co	nfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	rj_io	_14														
		0)	(260	0005	5F					0)	260	0005	iΕ					0)	260	0005	5D					0)	260	000	iC.		
0x2600005F 0x2600005E																0x	39							0x	ЗА						
						(	unde	efine	d, re	ads	zero	)											gp	io co	onfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	rj_io	_15														
		0)	(260	0006	63					0)	(260	0006	62					0)	c260	0006	61					0)	260	000	60		
	0x26000063 0x26000062																0x	3B							0x	3C					
						(	unde	efine	d, re	ads	zero	)											gp	io co	nfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



														reg	mp	rj_io	_16														
	0x26000067 0x26000066																0)	(260	0006	65					0:	c260	000	64			
	0x20000007 0x20000000															0x	3D							0x	3E						
						(	unde	efine	d, re	ads	zero	)											gp	io co	onfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

														reg	mp	rj_io	_17														
	0x2600006B 0x2600006A																0)	(260	0006	69					0:	(260	000	68			
	0X200000B																	0x	3F							0x	40				
						(	unde	efine	d, re	ads	zero	)											gp	io co	onfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

													reg	mp	rj_io	_18														
	0x	260	0006	6F					0)	260	0006	iΕ					0х	260	0006	6D					0х	260	0006	iC		
	57255555															0x	41							0x	42					
	(undefined, reads zero)																		gp	io co	nfig	urati	on							
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

	reg_mp	rj_io_19		
0x26000073	0x26000072	0:	x26000071	0x26000070
		0x43	0x44	
(unde	efined, reads zero)	gp	oio configuration	
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8	7 6 5 4 3 2 1 0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	rj_io	_20														
	0x26000077 0x26000076															0)	260	0007	75					0)	260	000	74				
	0.2000070														0x	45							0x	46							
	(undefined, reads zero)																			gp	io co	nfig	urati	on							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	mp	rj_io	_21														
		0>	(260	0007	7B					0x	260	0007	7A					0)	(260	0007	79					0)	(260	000	78		
																0x	47							0x	48						
	(undefined, reads zero)																		gp	io co	nfig	urati	on								
3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



														reg	mp	rj_io	_22														
	0x2600007F 0x2600007E																	0х	(260	0007	D D					0)	260	0007	7C		
	0X2000007F																	0x	49							0x	4A				
	(undefined, reads zero)																					gp	io co	nfig	urati	on					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

														reg	_mp	rj_io	_23														
	0x26000083 0x26000082																0)	(260	0008	31					0)	(260	000	80			
	0.2000002																0x	4B							0x	4C					
	(undefined, reads zero)																					gp	io co	onfig	urati	on					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	rj_io	_24														
		0:	c260	000	37					0)	260	0008	36					0)	260	0008	35					0:	c260	000	84		
	5,255555																0x	4D							0x	4E					
	(undefined, reads zero)																			gp	io co	onfig	urati	on							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	rj_io	_25														
	0x2600008B 0x2600008A																0)	(260	0008	39					0)	260	0008	38			
	0X2000000B																0x	4F							0x	50					
						(	unde	efine	d, re	ads	zero	)											gp	io co	nfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	mp	rj_io	_26														
	0x2600008F 0x2600008E																0)	(260	3000	BD					0х	260	0008	вС			
	0X2000000E																	0x	51							0x	52				
	(undefined, reads zero)																				gp	io co	onfig	urati	on						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg_	_mp	rj_io	_27														
	0x26000093 0x26000092																0)	c260	0009	91					0)	260	000	90			
	0.20000032																	0x	53							0x	54				
	(undefined, reads zero)																				gp	io co	onfig	urati	on						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



														reg	mp	rj_io	_28														
	0x26000097 0x26000096																0)	(260	0009	95					0)	(260	0009	94			
	0.2000097																		0x	:55							0x	56			
	(undefined, reads zero)																					gp	io co	onfig	urati	on					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

														reg	mp	rj_io	_29														
	0x2600009B 0x2600009A																	0)	c260	0009	99					0)	(260	000	98		
	0X200009A																		0x	57							0x	58			
	(undefined, reads zero)																					gp	io co	onfig	urati	on					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	rj_io	_30														
	0x2600009F 0x2600009E																0)	260	0009	D					0)	260	0009	OC.			
	0.250005E																		0x	59							0x	5A			
		(undefined, reads zero)																					gp	io co	nfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

															reg	_mp	rj_io	_31														
		0x260000A3 0x260000A2 0x26															260	000	۱1					0x	260	000	40					
Г																	0x	5B							0x	5C						
Г							(	unde	efine	d, re	ads	zero	)											gp	io co	nfig	urati	on				
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	rj_io	_32														
	0x260000A7 0x260000A6 0x															260	000	45					0)	(260	000	A4					
	0.25000001															0x	5D							0x	5E						
						(	unde	efine	d, re	ads	zero	)											gp	io co	onfig	urati	on				
31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

	reg_mp	rj_io_33		
0x260000AB	0x260000AA	(260000A9	0x260000A8	
		0x5F	0x60	
(und	efined, reads zero)		gr	pio configuration
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8	7 6 5 4 3 2 1 0



														reg	_mp	rj_io	_34														
	0x260000AF 0x260000AE															0х	260	000A	٩D					0x	260	000A	4C				
	UNZUUUUME																	0x	61							0x	62				
	(undefined, reads zero)																					gp	io co	nfig	urati	on					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

														reg	mp	rj_io	_35														
	0x260000B3 0x260000B2																0)	(260	000	31					0x	260	0008	30			
	0X20000B3																	0x	63							0x	64				
	(undefined, reads zero)																					gp	io co	onfig	urati	on					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	_mp	rj_io	_36														
	0x260000B7 0x260000B6																	0x	260	000	35					0x	(260	000	34		
	0.2000000																		0x	65							0x	66			
	(undefined, reads zero)																						gp	io co	nfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields: See bit field definitions for reg\_mprj\_io\_37.

														reg	mp	rj_io	_37														
	0x260000BB 0x260000BA															0x	260	000E	39					0x	260	000	B8				
	0X20000B																	0x	67							0x	68				
						(	unde	efine	d, re	ads	zero	)											gp	io co	nfig	urati	on				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

gpio configuration (13 bits) bit fields:

٥		
bit 0	management enable	1 = management SoC controls GPIO; 0 = user project controls GPIO
bit 1	output disable	1 = digital output driver disabled; 0 = digital output driver enabled (management controlled mode only)
bit 2	hold state value	Value of GPIO when in low-power state.
bit 3	input disable	1 = digital input driver disabled; 1 = digital input driver enabled
bit 4	IB mode select	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bit 5	analog enable	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bit 6	analog select	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bit 7	analog polarity	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bit 8	slow slew	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bit 9	trip point select	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bits 10-12	digital mode	See table below for typical settings; see SkyWater documentation for complete list.
000	disabled	Both input and output digital buffers disabled. Use this when connecting an analog signal to the pad
001	input	Digital input only. Output buffer is disabled.
010	input pullup	Input mode with pull-up. User mode only: Output must be enabled and driven to value 1.
011	input pulldown	Input mode with pull-down. User mode only: Output must be enabled and driven to value 0.
110	output	Digital output. User mode only: Output must be enabled (OEB = 0)

The registers reg\_mprj\_io\_0 through reg\_mprj\_io\_37 are a staging area for the configuration of GPIO pins 0 to 37, respectively. Each GPIO is controlled by a 13 bit vector with values as described above. The values in the staging area are copied to the GPIO pins by use of the register reg\_mrpj\_xfer (see above). The default value of all GPIOs other than 0 to 4 is determined by the values set by the user in the file user\_defines.v. The configuration is via-programmed at the GPIO itself. However, the value is not duplicated in the housekeeping registers, which continue to read the default values indicated above until the register is modified. The header file defs.h www includes macros for the most common GPIO configuration settings.



## 2.2. Housekeeping Registers

													r	eg_	hksį	oi_si	tatus	3													
		0)	(261	0000	03					0)	261	0000	2					0)	261	0000	)1					0)	261	0000	00		
0x26100003 0x26100002 0x26100001 0x26100000 0x00																															
	(undefined, reads zero)																								5	SPIs	statu	S			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 0-7 SPI status This byte is currently unused and undefined (intended for SPI mode control)

													r	eg_h	ksp	i_ch	ip_i	d													
		0:	x261	000	07					0x	261	0000	)6					0:	(261	0000	)5					0x	(261	000	04		
											0x	01							0x	02							0x	:03			
	(ur	ndefi	ned,	read	ds ze	ero)						- 1	Man	ufac	urer	ID (	= 0x	456	)						P	rodu	ıct II	D = (	0x11	)	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 0-23 Fixed product ID value 0x11 representing Caravel v4 (Sky130). Value is read-only

bits 16-23 Fixed manufacturer ID value 0x456 representing Efabless Corporation. Value is read-only

													re	eg_h	ıksp	i_us	er_i	d													
	0x2610000B 0x2610000A 0x26100009 0x26100008																														
			0x	04							0x	05							0x	06							0x	07			
														Use	er pr	ojec	tID														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 0-31 Unique project ID assigned to each user design. Traditionally, bits 16-31 are an ID sub-field for the MPW run.

The reg\_hkspi\_user\_id register allows a user to read back the 32-bit project ID value assigned to the Caravel user project. Each project on a reticle (currently 40 projects per shuttle run) gets a unique identification number that is automatically via-programmed into this register during chip assembly prior to tape-out.

													n	eg_h	ıksp	i_pl	l_en	а													
		0)	(261	0000	)F					0)	261	0000	)E					0)	(261	0000	D					0х	261	0000	OC		
																											0x	:08			
												(un	defi	ned,	read	ls ze	ero)													DCC	ENA
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bit 0 ENA DLL/DCO enable (1 = enabled; 0 = disabled)

bit 1 DCO DCO mode enable (1 = use DCO mode; 0 = use DLL mode)

The caravel chip has an on-board oscillator that is a programmable-length ring oscillator, or DCO (digitally-controlled oscillator). The oscillator on the Sky130 version of Caravel has a frequency range of about 50MHz to 120MHz (at a low-voltage supply of 1.8V). This register controls the enabled state of the DCO and the DLL (digital locked loop), which is a controller that automatically trims the DCO to lock the frequency to a multiple of the external clock input. The base enable (bit 0) must be set to 1 for either the DCO or the DLL to operate. The DCO enable bit is effectively a DLL disable bit, which lets the DCO run freely with manual trim control through the reg\_hkspi\_pll\_trim register. Registers affecting DCO and DLL operation are reg\_hkspi\_pll\_ena, reg\_hkspi\_pll\_bypass, reg\_hkspi\_pll\_source, and reg\_hkspi\_pll\_divider. Please see the register descriptions below for additional information.



													reg	_hk	spi_	pll_	bypa	188													
	0x26100013 0x26100012 0x26100011 0x26100010																														
																											0x	:09			
												(	unde	fine	d, re	ads	zero	)													BYF
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bit 0 BYP DLL bypass (1 = use external clock; 0 = use DLL/DCO clock)

The reg\_hkspi\_pll\_bypass register contains one bit which, when set, bypasses the DLL or DCO (see above) and allows the Caravel chip core to be driven by the signal on the external clock pin. When cleared, the Caravel chip core is driven from the DLL/DCO clock. The default value is 1 so that the clock rate on power-up is defined by the external clock.

														reg	_hk	spi_	irq														
		0)	(261	000	17					0)	2610	0001	16					0)	(261	0001	15					0)	(261	0001	14		
																											0x	0A			
												(	unde	efine	d, re	ads	zero	)													IRQ
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bit 0 IRQ Manual interrupt (1 = interrupt; 0 = no action)

The reg\_hkspi\_irq register can be used to apply a manual interrupt to the VexRISC processor. The value of bit 0 is passed directly to the interrupt vector of the processor.

														reg_	hks	pi_r	eset	t													
		<b>0</b> x	0x2610001B 0x2610001A														0)	(261	0001	19					0)	(261	000	18			
																											0x	0B			
												(	unde	efine	d, re	ads	zero	)													RST
31	30	29	28	(undefir											16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bit 0 RST Manual reset (1 = apply reset; 0 = release reset)

The reg\_hkspi\_reset register can be used to apply a manual reset to the VexRISC processor. It is equivalent to grounding the RESETB pin on the chip. Note that both the pin and software resets do not affect values in the housekeeping module, which can only be reset by a power cycle to the chip.

														re	eg_h	ıksp	i_pll	_tri	m													
			0х	261	0001	1F			0x2610001E 0x2610001D 0											0х	261	0001	IC									
				0x	10							0x	0F							0x	0E							0x	0D			
(t	ınde	efin	ed,	read	is ze	ro)												DLL	. mai	nual	trim											
31	1 3	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

all bits All 1 values = maximum trim; all 0 values = minimum trim (To-do: table needed)

The reg\_hkspi\_pll\_trim value controls the frequency of the DCO when the DCO is not in DLL mode (free-running DCO mode). The trim is undecoded, so each trim bit will turn a section of the ring oscillator on or off, lengthening or shortening the ring oscillator. With 26 trim bits, there are effectively 27 unique settings of the DCO, from minimum trim (value 0x00000000) to maximum trim (value 0x03ffffff). The default state is one less than the maximum trim and is necessary for proper startup of the DLL.



													reg	_hk	spi_	pll_	soui	гсе													
		0)	261	0002	23					0)	261	0002	22					0)	(261	0002	21					0)	261	0002	20		
																											0x	:11			
										(un	defii	ned,	read	ls ze	ro)											οι	ıt div	/ 2	ou	t div	1
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bit 2-0 out div 1 Core clock DLL output divider (0 = thru; 1 = off; 2-7 = divide by 2 to 7

bits 5-3 out div 2 Secondary (user) clock DLL output divider (0 = thru; 1 = off; 2-7 = divide by 2 to 7

The reg\_hkspi\_pll\_source register defines the values of the two output dividers associated with the DCO/DLL. The primary divider (div 1) divides the DCO/DLL frequency down by the given value to generate the primary (core) clock for the processor. The secondary divider (div 2) divides the DCO/DLL frequency down by the given value to generate the secondary (user) clock, which is passed directly to the user project as an independent clock that is independent of the core clock (wishbone clock). Note that value 0 is effectively divide-by-1 (pass-through), while value 1 disables the divider. The output dividers operate in both DCO and DLL modes.

													reg	j_hk	spi_	pll_	divi	der													
		0)	(261	0002	27					0)	261	0002	26					0)	261	0002	25					0)	261	0002	24		
																											0x	12			
										(	unde	fine	d, re	ads	zero	)												feed	lbacl	div	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bits 4-0 feedback div DLL feedback divider. Values 1-31 = divide by 1 to 31

The reg\_hkspi\_pll\_divider register defines the value of the feedback divider for the DLL. This divider value is only relevant when the DLL mode is on (DCO mode off). The DLL will lock to a frequency that is the frequency of the external input clock multiplied by the feedback divider value. The feedback divider value must be set such that the resulting DLL frequency is in the operational range of the DCO (which is 50MHz to 120MHz at 1.8V vccd supply). The value of the resulting clock when running in DLL mode can be computed as the external clock frequency times the feedback divider value, divided by the output divider value (see reg\_hkspi\_pll\_source).

															rese	rved	ı														
		0x	(261	0002	2B					0x	261	0002	2A					0)	(261	0002	29					0)	261	0002	28		
																											0x	1A			
													(un	defi	ned,	read	is ze	ro)													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Reserved



														reg_	pow	er_g	3000	i													
		0)	(262	000	03					0)	262	0000	)2					0)	(262	0000	)1					0)	262	0000	00		
																											0x	1A			
											(un	defir	ned,	read	ls ze	ro)												pov	ver n	nonit	ors
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### power monitors (4 bits) bit fields:

bit 0	vdda2 power good	1 = vdda2 (user 2 3.3V domain) powered up; 0 = vdda2 powered down
bit 1	vdda1 power good	1 = vdda1 (user 1 3.3V domain) powered up; 0 = vdda1 powered down
bit 2	vccd2 power good	1 = vccd2 (user 2 1.8V domain) powered up; 0 = vccd2 powered down
bit 3	vccd1 power good	1 = vccd1 (user 1 1.8V domain) powered up; 0 = vccd1 powered down

The reg\_power\_good read-only bits report the status of the power supply to the four independent user area power supplies. Note that these are trivially simple power detectors and will read "1" whenever a supply is high enough to trip a digital buffer input, which is half of the nominal power supply or less.

													r	eg_	clk_	out_	des	t													
	0x26200007 0x26200006																0)	(262	0000	)5					0)	262	000	)4			
	0.2020000																									0x	1B				
											(	unde	efine	d, re	ads	zero	)												m	onito	ırs
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### monitors bit fields:

bit 0 trap monitor 1 = Moniitor CPU trap state on GPIO[13] (unavailable on current caravel version)

bit 1 core clock monitor 1 = Monitor core clock on GPIO[14]

bit 2 user clock monitor 1 = Monitor secondary (user) clock on GPIO[15]

The reg\_clk\_out\_dest monitoring functions allow either or both of the core clock and the user clock to be routed to a GPIO pin for monitoring. Specific GPIO pins (14 and 15) are assigned to these functions.

														reg	_irq_	SOL	ırce														
		0)	(262	0000	)F					0x	262	0000	)E					0)	(262	0000	D					0х	262	0000	C		
																											0x	1C			
												(un	defii	ned,	read	ls ze	ro)													sou	irce
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### source bit fields:

bit 0 IRQ 1 source 1 = Enable pin GPIO[7] as IRQ[1] input source bit 1 IRQ 2 source 1 = Enable pin GPIO[12] as IRQ[2] input source

The reg\_irq\_source register controls the enablement of special-purpose GPIO pins (7 and/or 12) to be used for external interrupts to the processor from an off-chip source.



													r	eg_h	nksp	i_di	sabl	е													
	0x26200013 0x26200012															0)	(262	000	11					0)	(262	0001	10				
	0.2020013																									0x	6F				
	(undefined, read													ads	zero	)													DIS		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

bit 0 DIS Disable the housekeeping SPI. 1 = SPI disabled; 0 = SPI enabled

The reg\_hkspi\_disable register contains a single bit that will disable the special function of the housekeeping SPI. The housekeeping SPI should be disabled whenever GPIO pins 1 to 4 are used for any purpose other than the housekeeping SPI interface. Otherwise, the CSB pin (GPIO 3) can trigger an action on the SPI, which may then attempt to apply an output value to SDO (GPIO 1).

# 3. SoC Management Registers

### 3.1. Control

														СТ	RL_	RES	ET														
	0xF0000003 0xF0000002														0)	(F00	0000	)1					0х	(F00	0000	00					
	(undefined, read:														is ze	ro)													U_R	C_R	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Field	Name	Description
[0]	SOC_RST	Write 1 to this register to reset the full SoC (Pulse Reset)
[1]	CPU_RST	Write 1 to this register to reset the CPU(s) of the SoC (Hold Reset)

														1	CTR	L_S	CRA	TCH	ı													
			0)	(F00	0000	07					0)	(F00	0000	06					0)	(F00	0000	)5					0х	(F00	0000	)4		
															SC	ratch	spa	ice														
3	1 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Use this register as a scratch space to verify that software read/write accesses to the Wishbone/CSR bus are working correctly. The initial reset value of 0x1234578 can be used to verify endianness.

													СТ	RL_	BUS	_EF	RO	RS													
		0	xF00	000	0B					0х	F00	0000	)A					0)	(F00	0000	)9					0)	(F00	0000	80		
														t	ous e	error	s														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Total number of Wishbone bus errors (timeouts) since start.



# 3.2. Debug

													DE	BU	G_M	ODE	_0	UT													
	0xF0000803 0xF0000802												0)	(F00	0080	01					0х	(F00	0080	00							
	0xF0000803																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO Output(s) Control. \*

													D	EBL	JG_(	DEB	_OU	Т													
		0)	(F00	0100	03					0)	(F00	0100	)2					0)	(F00	0100	)1					0x	(F00	0100	00		
													G	PIO	Out	out C	ontr	ol													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO Output(s) Control. \*

## 3.3. Flash

											FL	ASH	_cc	DRE	_MN	IAP_	DUI	MMY	_BI	ΓS											
		0:	kF00	018	03					0)	(F00	0180	)2					0)	(F00	0180	01					0)	(F00	0180	00		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Reserved

												FL	ASI	1_C(	DRE	_MA	STE	R_C	S												
	0xF0001807 0xF0001806													0)	(F00	0180	)5					0х	(F00	0180	)4						
	0xF0001807											Enak	ole																		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

It acts as an enable for flash if you want to enable the flashing you would write 1 to it that would asset the cs value by making it low

												FL	ASH	_cc	RE_	MAS	STE	R_P	HYC	ONF	IG											
			0)	(F00	018	0B					0х	F00	0180	)A					0)	F00	0180	)9					0)	F00	018	08		
		0xF000180B																			WIE	TH					LE	ΕN				
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Field	Name	Description
[7:0]	LEN	SPI Xfer length (in bits).
[11:8]	WIDTH	SPI Xfer width (1/2/4/8).
[23:16]	MASK	SPI DQ output enable mask (set bits to 1 to enable output drivers on DQ lines).



													FLA	\SH_	CO	RE_	MAS	TEF	(_R	ίΤΧ												
			0х	F00	0180	)F					0x	F00	0180	)E					0х	F00	0180	D(					0x	F00	0180	C		
3	1 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Reserved

											F	LAS	SH_(	COR	E_N	IAST	ER_	STA	TUS	;											
		0x	F00	018	13					0х	F00	0181	12					0)	(F00	0181	11					0х	F00	0181	10		
												(un	defii	ned,	read	ls ze	ro)													REA	REA
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Field	Name	Description
[0]	TX_READY	TX FIFO is not full.
[1]	RX_READY	RX FIFO is not empty.

												FI	LASI	H_PI	HY_	CLK	_DI\	/ISO	R												
		0:	xF00	020	03					0х	F00	0200	)2					0)	F00	020	)1					0х	F00	0200	00		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

It is the ratio between the core clock and flashing clock for example if FLASH\_PHY\_CLK\_DIVISOR is 0 the flashing clock would be half the core clock if it's 1 the flashing clock will be 1/4 of the core clock

# 3.4. General Purpose I/O

															GP	10_1	MOE	)E1														
			0)	(F00	028	03					0)	(F00	0280	)2					0)	(F00	0280	01					0х	F00	028	00		
														GPI	O Tı	istat	e(s)	Con	trol.													
2	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### GPIO Tristate(s) Control. \*

														GP	10_1	MOD	E0														
	0xF0002807 0xF0002806																0)	(F00	0280	)5					0х	F00	0280	)4			
													GPI	O Tr	istat	e(s)	Con	trol.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### GPIO Tristate(s) Control. \*

														(	SPIC	_IEI	V														
	0xF000280B 0xF000280A																0)	(F00	0280	09					0х	F00	0280	80			
													GPI	O Tr	istat	e(s)	Con	trol.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO Tristate(s) Control. \*



														(	SPIC	)_OE	Ε														
		0)	(F00	028	0F					0)	F00	0280	)E					0х	F00	0280	)D					0х	F00	0280	C		
													GPI	O Tı	istat	e(s)	Con	trol.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### GPIO Tristate(s) Control. \*

															GPI	O_IN	l														
	0xF0002813 0xF0002812																0)	(F00	028	11					0х	F00	0281	10			
													GI	PIO	Inpu	t(s) S	Statu	IS.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### GPIO Input(s) Status. \*

															G	PIO	_ou	IT														
			0x	F00	028	17					0)	(F00	0281	16					0)	(F00	028	15					0x	(F00	0281	14		
														GP	10 0	uptu	ıt(s)	Con	trol.													
31	3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO Ouptut(s) Control. \*

#### LA Input and Output 3.5.

															LA_I	EN3	,														
	0xF0003003 0xF0003002																0)	(F00	0300	)1					0х	F00	0300	00			
														LAI	npu	t Ena	able														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits 96-127 of LA\_IEN. LA Input Enable

															LA_I	EN2	2														
		0)	(F00	0300	)7					0)	(F00	0300	)6					0)	(F00	0300	)5					0x	F00	0300	)4		
														LA	Inpu	t Ena	able														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits 64-95 of LA\_IEN.

															LA_I	EN1															
		0)	(F00	0300	)B					0)	(F00	0300	)A					0)	(F00	030	09					0х	F00	0300	8(		
														LA	Inpu	t Ena	able														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits 32-63 of LA\_IEN.



															LA_I	EN0	)														
		0>	(F00	030	0F					0)	(F00	0300	)E					0х	F00	0300	D (					0x	F00	0300	)C		
0xF000300F         0xF000300E         0xF000300D         0xF000300C           LA Input Enable																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits 0-31 of LA\_IEN.

															LA_	OE3															
		0)	(F00	030	13					0)	(F00	0301	12					0)	(F00	030	11					0х	(F00	0301	10		
														LA C	)utpi	ut Er	nable	:													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### Bits 96-127 of LA\_OE. LA Output Enable

															LA_	OE2															
		0:	kF00	030	17					0)	(F00	0301	16					0)	(F00	030	15					0х	F00	030	14		
														LA C	)utpi	ut Er	nable	<b>:</b>													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### Bits 64-95 of LA\_OE.

															LA_	OE1															
		0)	(F00	0301	1B					0x	F00	0301	IΑ					0)	(F00	0301	19					0х	F00	030	18		
														LA C	)utpi	ut Er	nable	:													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits 32-63 of LA\_OE.

																LA_	OE0															
			0)	(F00	030	1F					0x	F00	0301	ΙE					0х	F00	0301	ID					0x	F00	0301	IC		
0xF000301F         0xF000301E         0xF000301D         0xF000301C           LA Output Enable																																
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### Bits 0-31 of LA\_OE.

																LA_	IN3															
			0х	F00	0302	23					0)	(F00	0302	22					0)	(F00	0302	21					0x	(F00	0302	20		
0xF0003023         0xF0003022         0xF0003021         0xF0003020           LA Input(s) Status.         0xF0003020         0xF0003021         0xF0003020																																
3	1 :	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits 96-127 of LA\_IN. LA Input(s) Status.



																LA_	IN2															
			0)	(F00	0302	27					0)	(F00	0302	26					0)	(F00	0302	25					0х	F00	0302	24		
0xF0003027 0xF0003026 0xF0003025 0xF0003024  LA Input(s) Status.																																
3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### Bits 64-95 of LA\_IN.

															LA_	IN1															
		0>	(F00	0302	2B					0x	F00	0302	2A					0)	(F00	0302	29					0х	F00	0302	28		
													ı	A In	put(	s) St	tatus														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits 32-63 of LA\_IN.

															LA_	IN0															
		0>	(F00	0302	2F					0)	(F00	0302	2E					0х	F00	0302	2D					0x	F00	0302	2C		
													ı	A In	put(	s) St	tatus														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### Bits 0-31 of LA\_IN.

															ı	_A_C	DUT:	3														
			0)	(F00	0303	33					0)	(F00	0303	32					0)	(F00	0303	31					0х	F00	0303	30		
														L	4 Ou	ptut	(s) C	ontr	ol.													
3	11	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits 96-127 of LA\_OUT. LA Ouptut(s) Control.

														ı	.A_0	DUT:	2														
		0)	(F00	030	37					0)	(F00	0303	36					0:	(F00	0303	35					0x	(F00	0303	34		
													LA	A Ou	ptut(	(s) C	ontr	ol.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits 64-95 of LA\_OUT.

															ı	LA_C	DUT	1														
			0x	F00	0303	зв					0)	F00	0303	BA					0:	(F00	0303	39					0x	(F00	030	38		
														L	A Ou	ptut	(s) C	ontr	ol.													
31	30	0 :	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits 32-63 of LA\_OUT.



														ı	.A_C	DUT	0														
		0)	(F00	030	3F					0х	F00	0303	BE					0)	F00	0303	BD					0x	F00	0303	BC		
													L	4 Ou	ptut(	(s) C	ontr	ol.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits 0-31 of LA\_OUT.

													MP	RJ_	WB_	IEN	A_0	UT													
		0)	(F00	0380	03					0х	F00	0380	)2					0)	(F00	0380	)1					0х	F00	0380	00		
													GP	10 0	utpu	ıt(s)	Con	trol.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO Output(s) Control. \*

# 3.6. SPI

													SI	PI_E	NAE	BLED	_OL	JT													
		0)	(F00	040	03					0х	F00	0400	)2					0)	(F00	0400	)1					0х	F00	0400	00		
	GPIO Output(s) Control.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### GPIO Output(s) Control. \*

												;	SPI_	MAS	STEI	R_C	ОМТ	ROL													
		0)	(F00	0480	03					0)	(F00	0480	)2					0)	(F00	0480	01					0)	(F00	0480	00		
	5.4 000 1002																		LEN	GTH											START
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Field	Name	Description
[0]	START	Write 1 to this register to reset the full SoC (Pulse Reset)
[15:8]	LENGTH	Write 1 to this register to reset the CPU(s) of the SoC (Hold Reset)

													SPI	_MA	STE	R_S	STAT	US													
		0)	(F00	048	07					0х	F00	0480	06					0х	F00	0480	)5					0)	(F00	0480	)4		
												(	unde	efine	d, re	ads	zero	)													DONE
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Field	Name	Description
[0]	DONE	SPI Xfer Done (when read as 1).



													SI	PI_N	IAST	TER_	MO	SI													
		0)	(F00	048(	0B					0)	F00	0480	)A					0)	(F00	0480	)9					0х	(F00	0480	08		
														SP	I MO	SI d	lata														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### SPI MOSI data (MSB-first serialization).

														SI	PI_N	IAST	ER_	MIS	Ю													
		(	)xF	000	0480	)F					0)	F00	0480	)E					0х	F00	0480	)D					0x	F00	0480	C		
	0xF000480F         0xF000480E         0xF000480D         0xF000480C           SPI MISO data																															
31	30	29	) :	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### SPI MISO data (MSB-first de-serialization).

													:	SPI_	MAS	TEF	cs	S													
		0:	(F00	048	13					0)	(F00	048	12					0)	(F00	048	11					0)	F00	0481	10		
															MODE																SEL
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### SPI CS Chip-Select and Mode

Field	Name	Description	
[0]	SEL	value	description
		0b0001	Chip 0 selected for SPI Xfer.
		0b1000	Chip N selected for SPI Xfer.
[16]	MODE	value	description
		0b0	Normal operation (CS handled by Core).
		0b1	Manual operation (CS handled by User, direct recopy of sel), useful for Bulk t

												5	PI_I	MAS	TER	_LO	OPE	BAC	K												
	0xF0004817 0xF0004816 0xF0004815 0xF0004814																														
																															SEL
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### SPI CS Chip-Select and Mode

Field	Name	Description	
[0]	SEL	value	description
		0b0	Normal operation.
		0b1	Loopback operation (MOSI to MISO).

												SF	PI_M	IAST	ER_	CLK	_DI	VIDE	R												
	0xF000481B 0xF000481A 0xF0004819 0xF0004818																														
														SPI	Clk	Divi	der.														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### SPI Clk Divider.

The Timer is implemented as a countdown timer that can be used in various modes:

Polling: Returns current countdown value to software One-Shot: Loads itself and stops when value reaches 0 Periodic: (Re-)Loads itself when value reaches 0



## 3.7. Timer

														TIM	ER	_LO	AD														
	0xF0005003 0xF0005002 0xF0005001 0xF0005000																														
														Time	er Lo	ad v	alue	:													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Load value when Timer is (re-)enabled. In One-Shot mode, the value written to this register specifies the Timer's duration in clock cycles.

													7	IME	R0_	REL	JAO.	)													
	0xF0005007 0xF0005006 0xF0005005 0xF0005004																														
													Т	ime	Rel	oad	valu	е													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Reload value when Timer reaches 0. In Periodic mode, the value written to this register specify the Timer's period in clock cycles.

														TI	MEF	₹0_E	N														
	0xF000500B 0xF000500A 0xF0005009 0xF0005008																														
														Time	r En	able	flag														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Enable flag of the Timer. Set this flag to 1 to enable/start the Timer. Set to 0 to disable the Timer.

													1	ГІМЕ	R0_	UPL	DATE	_V/	LUE													
	0xF000500F																															
														T	imer	Upo	late	Valu	е													
Ī	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Update trigger for the current countdown value. A write to this register latches the current countdown value to value register.

														TIM	ER0	_VA	LUE														
	0xF0005013 0xF0005012 0xF0005011 0xF0005010																														
														Ti	imer	Valu	ıe														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Latched countdown value. This value is updated by writing to update\_value.

													TII	MER	0_E	V_S	TAT	JS													
		0)	(F00	050	17					0)	(F00	050 <sup>-</sup>	16					0)	(F00	050	15					0x	F00	050 <sup>-</sup>	14		
																															ZERO
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register contains the current raw level of the zero event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	ZERO	Level of the zero event



													TIN	IER(	)_E\	/_PE	NDI	NG													
		0x	(F00	050	1B					0)	(F00	0501	1A					0:	(F00	050	19					0)	(F00	050	18		
																															ZERO
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

When a zero event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	ZERO	1 if a zero event occurred. This Event is triggered on a falling edge.

													TII	ИER	0_E	V_E	NAB	LE													
		0)	(F00	0501	1F					0)	F00	0501	1E					0х	F00	0501	1D					0х	F00	0501	1C		
																															ZERO
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register enables the corresponding zero events. Write a 0 to this register to disable individual events.

Field	Name	Description
[0]	ZERO	Write a 1 to enable the zero Event

## 3.8. UART

														U/	ART_	RX.	ΓX														
		0:	(F00	0580	03					0)	(F00	0580	)2					0)	(F00	058	01					0)	(F00	0580	00		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

It has the data for uart tx and rx, when reading from it it returns the value from RX and when writing to it writes to the TX

															UAI	RT_	TXF	JLL														
			0)	(F00	0580	)7					0х	F00	0580	06					0)	(F00	0580	)5					0х	F00	0580	04		
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

TX FIFO Full.

														ı	UAR	T_R	XEN	IPTY	1													
			0х	F00	0580	)B					0х	F00	0580	)A					0)	(F00	0580	)9					0)	(F00	0580	08		
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

RX FIFO Empty.

# Caravel SoC Register TRM



													U	ART	_EV	_ST	ATU	S													
		0)	F00	058	0F					0х	F00	0580	)E					0х	F00	0580	D (					0х	F00	0580	C		
												(un	defi	ned,	read	is ze	ero)													RX	TX
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register contains the current raw level of the rx event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	TX	Level of the tx event
[1]	RX	Level of the rx event

													U	ART.	EV	PEI	NDIN	IG													
		0)	(F00	058	13					0)	(F00	058	12					0:	(F00	058	11					0)	(F00	0581	10		
												(un	defi	ned,	read	ls ze	ro)													RX	TX
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

When a rx event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	TX	1 if a tx event occurred. This Event is triggered on a falling edge.
[1]	RX	1 if a rx event occurred. This Event is triggered on a falling edge.

													U	ART	_EV	_EN	ABL	E													
		0)	(F00	058	17					0x	F00	0581	16					0)	(F00	0581	15					0х	F00	0581	14		
												(un	defii	ned,	read	ls ze	ro)													RX	ΤX
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register enables the corresponding rx events. Write a 0 to this register to disable individual events.

Field	Name	Description
[0]	TX	Write a 1 to enable the tx Event
[1]	RX	Write a 1 to enable the rx Event

															UAR	т_т.	XEN	IPTY	,													
			0x	F00	058	1B					0x	F00	0581	1A					0)	(F00	058	19					0)	(F00	058	18		
31	3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

TX FIFO Empty.

															UAI	RT_F	RXF	ULL														
			0)	F00	058	1F					0x	F00	058	1E					0х	F00	0581	1D					0x	F00	0581	IC		
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

RX FIFO Full.



													UA	RT_	ENA	BLE	D_C	UT													
		0)	(F00	060	03					0)	F00	0600	)2					0)	(F00	060	01					0х	F00	0600	00		
													GP	10 0	utpu	ıt(s)	Con	trol.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO Output(s) Control. \*

## 3.9. IRQ

														USE	R_II	RQ_	0_IN														
		0)	(F00	068	03					0)	(F00	0680	)2					0)	(F00	0680	01					0x	(F00	0680	00		
													G	PIO	Inpu	t(s)	Statu	IS.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO Input(s) Status. \*

													US	SER	IRC	2_0_	MOI	DE													
		0:	(F00	068	07					0)	(F00	0680	06					0)	(F00	0680	05					0)	(F00	0680	04		
														GPI	O IR	Q M	lode														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO IRQ Mode: 0: Edge, 1: Change.

													US	SER	IRC	2_0_	EDG	3E													
0xF000680B 0xF000680A 0xF0006809 0xF0006808																															
														GPI	O IF	Q E	dge														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO IRQ Edge (when in Edge mode): 0: Rising Edge, 1: Falling Edge.

												U	JSEF	R_IR	Q_0	_EV	_ST	ATU:	S												
		0x	(F00	0680	0F					0x	F00	0680	)E					0х	F00	0680	D D					0x	F00	0680	)C		
	0xF000680F													d, re	ads	zero	)													10	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register contains the current raw level of the i0 event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	10	Level of the i0 event

												U	SER	_IR(	2_0_	ΕV	PEN	IDIN	IG												
		0)	(F00	068	13					0)	(F00	068	12					0)	(F00	068	11					0x	(F00	068	10		
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

When a I0 event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.



												U	SEF	R_IR	Q_0	_EV	_EN	ABL	E												
		0:	(F00	068	17					0)	(F00	0681	16					0)	(F00	068	15					0х	F00	0681	14		
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register enables the corresponding i0 events. Write a 0 to this register to disable individual events.

Field	Name	Description
[0]	10	Write a 1 to enable the i0 Event

														USE	R_II	RQ_	1_IN														
		0)	(F00	070	03					0)	(F00	0700	)2					0)	(F00	070	01					0х	(F00	0700	00		
													G	PIO	Inpu	t(s)	Statu	IS.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### GPIO Input(s) Status. \*

													US	SER	IRC	1_1_	MOI	DE													
		0:	kF00	070	07					0)	(F00	0700	06					0)	(F00	070	)5					0)	(F00	070	04		
														GPI	O IR	Q M	lode														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO IRQ Mode: 0: Edge, 1: Change.

														US	SER	IRO	Ω_1_	EDO	BE.													
0xF000700B 0xF000700A 0xF0007009																		0х	F00	0700	8(											
															GPI	O IF	Q E	dge														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO IRQ Edge (when in Edge mode): 0: Rising Edge, 1: Falling Edge.

												U	JSEF	R_IR	Q_1	_EV	_ST	ATU:	S												
		0)	(F00	070	0F					0х	F00	0700	)E					0х	F00	0700	D (					0х	F00	0700	C		
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register contains the current raw level of the i0 event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	10	Level of the i0 event



												U	SER	_IRO	Q_1_	E۷	PEN	IDIN	IG												
		0)	(F00	070 <sup>-</sup>	13					0х	(F00	070 <sup>-</sup>	12					0)	(F00	070	11					0х	(F00	0701	10		
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

When a i0 event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	10	1 if a i0 event occurred. This Event is triggered on a falling edge.

												U	ISEF	≀_IR	Q_1	_EV	_EN	ABL	E												
		0)	(F00	070	17					0)	(F00	070 <sup>-</sup>	16					0)	(F00	0701	15					0)	(F00	0701	14		
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register enables the corresponding i0 events. Write a 0 to this register to disable individual events.

Field	Name	Description
[0]	10	Write a 1 to enable the i0 Event

														USE	R_II	RQ_	2_IN														
		0>	(F00	0780	03					0х	F000	0780	)2					0)	F00	0780	)1					0х	F00	0780	00		
													GP	IO Ir	npu	t(s)	Sta	tus.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO Input(s) Status. \*

													US	SER	IRC	2_2_	MOI	DE													
		0)	(F00	078	07					0)	(F00	0780	06					0)	(F00	0780	05					0x	(F00	0780	)4		
														GPI	O IR	Q M	lode														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO IRQ Mode: 0: Edge, 1: Change.

													U	SER	IRC	2_2_	EDO	SE													
		0>	(F00	078	0B					0x	F00	0780	DΑ					0)	(F00	078	09					0)	(F00	078	08		
														GPI	O IF	Q E	dge														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO IRQ Edge (when in Edge mode): 0: Rising Edge, 1: Falling Edge.



												U	JSEF	R_IR	Q_2	_EV	_ST	ATU:	S												
0xF000780F																															
		0xF000780F													d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register contains the current raw level of the i0 event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	10	Level of the i0 event

												U:	SER	_IR(	2_2_	E۷	PEN	NDIN	IG												
		0)	(F00	078	13					0)	(F00	0781	12					0:	xF00	078	11					0х	(F00	0781	10		
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

When a i0 event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	10	1 if a i0 event occurred. This Event is triggered on a falling edge.

												U	ISEF	.IR	Q_2	_EV	_EN	ABL	E												
		0)	(F00	078	17					0)	(F00	078 <sup>4</sup>	16					0)	(F00	0781	15					0)	(F00	078	14		
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register enables the corresponding i0 events. Write a 0 to this register to disable individual events.

Field	Name	Description
[0]	10	Write a 1 to enable the i0 Event

														USE	R_II	RQ_	3_IN														
		0	xF00	080	03					0)	(F00	080	)2					0)	(F00	080	01					0х	F00	080	00		
													GI	PIO	Inpu	t(s)	Statu	IS.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO Input(s) Status. \*

													US	SER	IRC	2_3_	MOI	DE													
		0	xF00	080	07					0)	(F00	0800	06					0)	(F00	080	)5					0)	(F00	080	)4		
														GPI	O IR	Q M	lode														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO IRQ Mode: 0: Edge, 1: Change.



													US	SER	IRO	λ_3_	EDG	3E													
		0)	(F00	080	0B					0x	F000	0800	)A					0)	(F00	0800	9					0х	F00	0800	80		
														GPI	O IF	Q E	dge														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO IRQ Edge (when in Edge mode): 0: Rising Edge, 1: Falling Edge.

													U	JSEF	R_IR	Q_3	_EV	_ST/	ATU:	S												
			0xF000800F 0xF000800E 0xF000800D 0xF000800C																													
													(	unde	efine	d, re	ads	zero	)													10
Γ	31 3	30 2	19	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register contains the current raw level of the i0 event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	10	Level of the i0 event

												U	SER	_IRO	2_3_	ΕV	PEN	IDIN	IG												
		0)	(F00	080	13					0)	(F00	080	12					0:	(F00	080	11					0)	(F00	0801	10		
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

When a i0 event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	10	1 if a i0 event occurred. This Event is triggered on a falling edge.

													U	ISEF	R_IR	Q_3	_EV	_EN	ABL	E												
		0xF0008017 0xF0008016 0xF0008015 0xF0008014																														
Ī													(	unde	efine	d, re	ads	zero	)													10
Ī	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register enables the corresponding i0 events. Write a 0 to this register to disable individual events.

Field	Name	Description
[0]	10	Write a 1 to enable the i0 Event

														USE	R_II	RQ_	4_IN														
	0xF0008803 0xF0008802 0xF0008801 0xF0008800																														
													GI	PIO	Inpu	t(s) S	Statu	IS.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO Input(s) Status. \*



													US	SER	IRC	2_4_	MOI	DE													
	0xF0008807 0xF0008806 0xF0008805 0xF0008804																														
														GPI	O IR	Q M	ode														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO IRQ Mode: 0: Edge, 1: Change.

												US	SER	IRO	Q_4_	EDG	βE													
	0xF000880B 0xF000880A 0xF0008809 0xF0008808																													
ı													GPI	O IF	Q E	dge														
	31 30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPIO IRQ Edge (when in Edge mode): 0: Rising Edge, 1: Falling Edge.

												U	JSEF	.IR	Q_4	_EV	_ST/	ATU:	S												
	0xF000880F 0xF000880E 0xF000880D 0xF000880C																														
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register contains the current raw level of the i0 event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	10	Level of the i0 event

												U	SER	_IRO	Q_4_	EV_	PEN	IDIN	IG												
	0xF0008813 0xF0008812 0xF0008811 0xF0008810																														
	0xF0008813															10															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

When a i0 event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	10	1 if a i0 event occurred. This Event is triggered on a falling edge.

												U	SEF	LIR	Q_4	_EV	_EN	ABL	E												
	0xF0008817 0xF0008816 0xF0008815 0xF0008814																														
	0xF0008817 0xF0008816 0xF0008815 0xF0008814 (undefined, reads zero)																10														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register enables the corresponding i0 events. Write a 0 to this register to disable individual events.

Field	Name	Description
[0]	10	Write a 1 to enable the i0 Event



														USE	R_II	RQ_	5_IN														
	0xF0009003 0xF0009002 0xF0009001 0xF0009000																														
													G	PIO	Inpu	t(s)	Statu	IS.													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### GPIO Input(s) Status. \*

													US	SER	IRC	2_5_	MOI	DE													
	0xF0009007 0xF0009006 0xF0009005 0xF0009004																														
														GPI	O IR	Q M	lode														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### GPIO IRQ Mode: 0: Edge, 1: Change.

													US	SER	IRO	2_5_	EDG	BE													
	0xF000900B 0xF000900A 0xF0009009 0xF0009008																														
ı														GPI	O IF	Q E	dge														
ſ	31 30												17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

#### GPIO IRQ Edge (when in Edge mode): 0: Rising Edge, 1: Falling Edge.

												U	JSEI	R_IR	Q_5	_EV	_ST	ATU:	S												
	0xF000900F																														
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register contains the current raw level of the i0 event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	10	Level of the i0 event

												U:	SER	_IRO	<b>λ_5</b> _	E۷	PEN	IDIN	IG												
	0xF0009013 0xF0009012 0xF0009011 0xF0009010																														
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

When a i0 event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	10	1 if a i0 event occurred. This Event is triggered on a falling edge.



												U	ISEF	R_IR	Q_5	_EV	_EN	ABL	E												
	0xF0009017 0xF0009016 0xF0009015 0xF0009014																														
												(	unde	efine	d, re	ads	zero	)													10
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register enables the corresponding i0 events. Write a 0 to this register to disable individual events.

Field	Name	Description
[0]	10	Write a 1 to enable the i0 Event

													US	ER_	IRQ	_EN	A_0	UT													
		0xF0009803 0xF0009802 0xF0009801 0xF0009800																													
											(	unde	efine	d, re	ads	zero	)												ENA2	ENA1	ENA0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register enables the corresponding ENA signals. Write a 0 to this register to disable individual signals.

Field	Name	Description
[0]	ENA0	Write a 1 to enable the ENA0 Output
[1]	ENA1	Write a 1 to enable the ENA1 Output
[2]	ENA2	Write a 1 to enable the ENA2 Output

# 4. Address Space Mapping

The address space mapping is shown below.

Starting Address	Ending Address	Length	Acronym	Register Region / Memory Name
0x00000000	0x000003ff	0x00000400	dff	D Flip Flop Memory
0x00000400	0x000005ff	0x00000200	dff2	D Flip Flop Memory 2
0x10000000	0x10ffffff	0x01000000	flash	External Flash Memory Interface
0x30000000	0x3fffffff	0x10000000	mprj	User Project Register Space
0x26000000	0x262fffff	0x00300000	hk	HouseKeeping Register Space
0xf0000000	0xf000ffff	0x00010000	csr	SoC Control Register Space