

ETIN 40
IC project 2
Final Report

Hanyu Liu

February 27, 2023

# **Abstract**

In this report, we verified the hardware accelerator which was designed in ICP 1. The SRAM which was used in ICP 1 was replaced by distributed memory generator with Xilinx IP. The input data and coefficients will be embedded into the memory as coe file. Therefore, the finite state machine needs to be re-designed to fulfill the new requirements. The verification will be completed by Vivado and a logic analyzer.

# Contents

1. Introduction	4
2. Implementation	5
2.1 Fixed block diagram	5
2.2 Fixed ASMD charts	6
2.2.1 Controller	6
2.2.2 Load coefficient	8
2.2.3 Load input	9
3. Verification	11
4. Appendix	
4.1 VHDL code for controller	15
4.2 VHDL code for load_coeff	18
4.3 VHDL code for load_input	21
4.4 VHDL code for multiply	27
4.5 VHDL code for store	32
4.6 VHDL code for max	34
4.7 VHDL code for top	36

# 1. Introduction

The project aims to verify the IC project 1 hardware accelerator that realizes the multiplication of an input matrix with a size of 14x8 and a coefficient matrix with a size of 8x14. The input data and coefficients are pre-stored in SRAMs with Xilinx IP, respectively. And the results will be stored in another SRAM after calculation. The hardware accelerator is constructed by using VHDL language and verified by a logic analyzer.

To verify the design in IC project 2, the state machine has been changed in modules "controller", "load\_coeff" and "load\_input". The block diagram has also been changed accordingly which has shown in the following paragraph. All the verifications are based on the FPGA of Xilinx "xc7a100tcsg324-1".

# 2. Implementation

In this part, the fixed block diagram and fixed ASMD charts will be introduced respectively. Comparing the ASMD charts in IC project 1, some states were deleted to adapt to the new requirements in IC project 2. A different design will be introduced in this part.

## 2.1 Fixed block diagram

The block diagram of the top module is shown in Figure 2.1. This matrix multiplier can be divided into 9 modules, which are "load\_coeff", "load\_input", "multiply", "store", "max", "controller", and three SRAMs. There are two inputs and one output for the top module to adapt the new design in IC project 2, "start", "restart" and "max\_out".




Figure 2.1: The block diagram of the matrix multiplier

In IC project 2, "SRAM\_coe" and "SRAM\_input", two SRAMs keep the coefficient matrix and input matrix respectively. Module "load\_input" will generate the address for "SRAM\_input" and then temporarily keep for a row of input matrix by four 16-bit registers. Module "load\_coeff" will generate an address for "SRAM\_coe" and send the data directly to the module "multiply".

#### 2.2 Fixed ASMD charts

To adapt the IC project 2, there are three fixed ASMD charts shown in this part, "controller", "load\_coeff", and "load\_input". In this part, the fixed state machine will be introduced.

#### 2.2.1 Controller

The ASMD chart of the "controller" is shown in Figure 2.2.1. There are three states in this module.




Figure 2.2.1: The ASMD chart of the "controller"

## S\_initial:

In this state, all signals are set to default values. Signal "flag1" in IC project 1 has been deleted due to all the data has been stored in SRAMs. There is no need to get the data from the outside. Thus, once the signal "start" is HIGH, the calculation will start immediately.

#### S\_ld\_input:

In this state, 8 inputs will be loaded from "SRAM\_input" and stored in four 16-bit registers. After that, the signal "ldinput\_done" will be set to HIGH, which indicates that the system is ready to produce a column of results.

# S\_op:

The state "s\_op" is where the multiplication and accumulation take place. There is no change compared with the design in IC project 1.

## 2.2.2 Load coefficient

The ASMD chart of "load\_coeff" is shown in Figure 2.2.2. There are three states in this module.




Figure 2.2.2: The ASMD chart of "load\_coefficient"

In the IC project 1 design, there are four states in module "load\_coeff". There is no need to load the coefficients from outside into SRAM. All the data has been embedded by coe file. However, the other three states kept making the state machine work well.

## 2.2.3 Load input

The ASMD chart of "load\_input" is shown in Figure 2.2.3. There are five states in this module.




Figure 2.2.3: The ASMD chart of "load\_input"

## S\_initial:

In this state, all variables will be set to default values. There is no change compared to the design with it in IC project 1.

# S\_ld\_input\_1:

This is the new state in IC project 2. In this state, the module will send the address to the "SRAM\_input". After receiving one raw input data, the state machine will return to the initial state.

# S\_ld\_input\_2:

This is also the new state in IC project 2. In this state, the system will receive the input data from the SRAM and store them in registers. Then the system will get back to state "S\_ld\_input\_1" to do the next execution.

# S\_send2multi\_w1:

This state will wait for a clock cycle to ensure that the coefficients have been received.

## S\_send2multi:

In this state, 8 inputs will be sent to the module "multiply" two by two.

# 3. Verification

The multiplication was verified in Vivado, and the simulation results are shown in Figures 3.1 and 3.2. The results are stored in SRAM in order successfully which has been shown in figure 3.3. Figure 3.4 shows the system iterated 14 times due to 14 rows in the input matrix. Figure 3.5 shows the data are the same in both the simulation and logic analyzer.




Figure 3.1: Simulation result from Vivado




Figure 3.2: Another group of simulation results from Vivado




Figure 3.3: The results in decimal stored in memory successfully.




Figure 3.4: The calculation will iterate 14 times due to 14 rows in the input matrix.




Figure 3.5: Compare the data detected in the logic analyzer with the simulation result.

# 4. Appendix

## 4.1 VHDL code for controller

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
entity controller is
 Port (
       clk, reset : in std_logic;
               : in std_logic;
       start
       ld_input_done : in std_logic;
       multi_done : in std_logic;
       ld_input : out std_logic;
       op_en
                : out std_logic
 );
end controller;
architecture Behavioral of controller is
```

```
component ff is
 generic(N:integer:=1);
 port( D : in std_logic_vector(N-1 downto 0);
      Q : out std_logic_vector(N-1 downto 0);
     clk: in std_logic;
    reset: in std_logic
   );
end component;
type state_type is (s_initial, s_ld_input, s_op);
signal state_reg, state_nxt : state_type;
signal counter14, counter14_nxt: std_logic_vector(3 downto 0) := (others
=> '0');
begin
--state contrl-----
process(clk, reset)
begin
  if reset = '1' then
    state_reg <= s_initial;
  elsif (clk'event and clk = '1') then
    state_reg <= state_nxt;</pre>
```

```
end if;
                                                                                         when s_ld_input =>
                                                                                           ld_input <= '1';
                                                                                           if ld_input_done = '1' then
end process;
                                                                                             state_nxt <= s_op;
--state machine-----
                                                                                           else
process(state_reg, start, ld_input_done, multi_done, counter14)
                                                                                             state_nxt <= s_ld_input;</pre>
begin
                                                                                           end if;
  ld_input <= '0';
                                                                                         when s_{op} =>
  op_en <= '0';
                                                                                           if multi done = '1' then
  counter14_nxt <= counter14;</pre>
                                                                                             if counter 14 = "1101" then
                                                                                                counter14_nxt \ll (others => '0');
  case state_reg is
                                                                                                state_nxt <= s_initial;</pre>
                                                                                                op_en <= '0';
     when s_initial =>
                                                                                             else
       counter14_nxt \ll (others => '0');
                                                                                                counter14_nxt <= counter14 + 1;</pre>
       if start = '1' then
                                                                                                state_nxt <= s_ld_input;</pre>
                                                                                                op_en <= '0';
         state_nxt <= s_ld_input;
       else
                                                                                             end if;
         state_nxt <= s_initial;</pre>
                                                                                           else
       end if;
                                                                                             op_en <= '1';
                                                                                             counter14_nxt <= counter14;</pre>
```

```
state_nxt <= s_op;
end if;
end case;
end process;

counter_14: FF
generic map(N => 4)
port map( D => counter14_nxt,
        Q => counter14,
        clk => clk,
        reset => reset
);
```

end Behavioral;

# 4.2 VHDL code for load\_coeff

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric std.all;
entity load_coeff is
 Port (
       clk, reset : in std_logic;
       --signal from controller
       op_en : in std_logic;
       --control signal to multiply
       multi_en : out std_logic;
       --coeff to multiply
       data_coeff: out std_logic_vector(15 downto 0)
 );
end load_coeff;
architecture Behavioral of load_coeff is
component SRAM_coe
```

```
port (
       : in std_logic;
       : in std_logic;
  we
       : in std_logic_vector (6 downto 0);
       : in std_logic_vector (15 downto 0);
  d
       : out std_logic_vector (15 downto 0)
  );
end component;
component ff is
generic(N:integer:=1);
 port( D : in std_logic_vector(N-1 downto 0);
     Q : out std_logic_vector(N-1 downto 0);
    clk: in std_logic;
    reset: in std_logic
   );
end component;
--SRAM-----
signal choose
               : std_logic;
               : std_logic;
signal r_or_w
signal address : std_logic_vector(6 downto 0);
```

```
type state_type is (s_initial, s_op, s_send2multi);
                                                                            qspo => data coeff 32
signal state_reg, state_nxt : state_type;
                                                                            );
signal counter_1, counter_1_nxt : std_logic_vector(5 downto 0) := (others
                                                                          --state contrl-----
=> '0');
                                                                          process(clk, reset)
                                                                          begin
signal coeff_32 : std_logic_vector(15 downto 0);
                                                                            if reset = '1' then
signal data_coeff_32 : std_logic_vector(15 downto 0);
                                                                               state_reg <= s_initial;
signal coeff : std_logic_vector(15 downto 0);
                                                                            elsif (clk'event and clk = '1') then
                                                                               state_reg <= state_nxt;</pre>
begin
                                                                            end if;
--SRAM bits transfer-----
coeff_32 <= coeff;
                                                                          end process;
data_coeff <= data_coeff_32(15 downto 0);
                                                                          --state machine-----
                                                                          process(state_reg, op_en, counter_1)
                                                                          begin
Ram_coeff: SRAM_coe
                                                                            --SRAM-----
 port map(
                                                                            choose <= '1';
  clk => clk,
                                                                            r_or_w <= '0';--read
      => r_or_w,
                                                                            address <= "0" & counter_1;
     => address,
      => coeff 32,
```

```
multi_en <= '0';
counter 1 nxt \le (others => '0');
multi_en <= '0';
                                                                                        state nxt <= s send2multi;
case state_reg is
                                                                                      end if;
                                                                                    when s_send2multi =>
  when s_initial =>
    if op_en = '1' then
                                                                                      choose <= '0';
       state_nxt <= s_op;
                                                                                      r_or_w <= '0'; --read
    else
                                                                                      address <= "0" & counter_1;
       state_nxt <= s_initial;
                                                                                      counter_1_nxt <= counter_1 + 1;</pre>
    end if;
                                                                                      state nxt \le s op;
                                                                                 end case;
  when s_{op} =>
                                                                              end process;
    choose <= '0';
                                                                              counter1: FF
    r or w \le 0'; --read
                                                                               generic map(N => 6)
    address <= "0" & counter 1;
                                                                               port map( D =>counter_1_nxt,
    counter_1_nxt <= counter_1;</pre>
                                                                                       Q =>counter_1,
    if counter_1 = "111000" then --counter = 56 (address = 0-55)
                                                                                      clk =>clk,
       state_nxt <= s_initial;</pre>
                                                                                      reset =>reset
    elsif counter_1 = "000000" then
                                                                                  );
       multi_en <= '1';
                                                                               end Behavioral;
      state_nxt <= s_send2multi;
    else
```

# 4.3 VHDL code for load\_input

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric std.all;
entity load_input is
 Port (
       clk, reset : in std_logic;
       ld_input : in std_logic;
       ld_input_done : out std_logic;--feedback to controller
       --signal from controller
                : in std_logic;
       op_en
       start_ld_input : out std_logic;
       data input : out std logic vector(15 downto 0)
 );
end load_input;
architecture Behavioral of load_input is
```

```
component SRAM_input
port (
      : in std_logic;
                          --Active Low
       : in std_logic;
  we
      : in std_logic_vector (6 downto 0);
  a
       : in std_logic_vector (15 downto 0);
  d
  qspo : out std_logic_vector (15 downto 0)
  );
end component;
component ff is
 generic(N:integer:=1);
 port( D : in std_logic_vector(N-1 downto 0);
     Q : out std_logic_vector(N-1 downto 0);
    clk: in std_logic;
    reset: in std_logic
   );
end component;
--SRAM-----
signal choose : std_logic;
```

```
signal counter1, counter1 nxt: std logic vector(2 downto 0) := (others =>
signal r or w
                 : std logic; -- Active Low (reand & write) --write '0' --
read '1'
                                                                                  '0'):
                : std_logic_vector(6 downto 0);
                                                                                  --control send
signal address
                                                                                  signal counter2, counter2 nxt: std logic vector(1 downto 0) := (others =>
                                                                                  '0');
                                                                                  --control the loop will be executed 14 times
type state type is (s initial, s ld input 1, s ld input 2, s send2multi,
s send2multi w1);
                                                                                  signal counter3, counter3_nxt : std_logic_vector(3 downto 0) := (others =>
                                                                                  '0');
signal state_reg, state_nxt : state_type;
                                                                                  signal counter4, counter4_nxt : std_logic_vector(3 downto 0) := (others =>
signal reg_1, reg_1_nxt: std_logic_vector(15 downto 0);
                                                                                  '0');
signal reg_2, reg_2_nxt: std_logic_vector(15 downto 0);
signal reg_3, reg_3_nxt : std_logic_vector(15 downto 0);
                                                                                  signal input_32 : std_logic_vector(15 downto 0);
signal reg_4, reg_4_nxt: std_logic_vector(15 downto 0);
                                                                                  signal input : std_logic_vector(15 downto 0);
--enable write in reg
                                                                                  begin
signal flag1 : std_logic;
--enable send data
                                                                                  Ram input: SRAM input
signal flag2 : std_logic;
                                                                                   port map(
                                                                                     clk
                                                                                          => clk.
signal hold, hold_nxt : std_logic_vector(0 downto 0) := (others => '0');
                                                                                           => r_or_w,
                                                                                     we
                                                                                          => address,
--control load
                                                                                          => input_32,
```

```
qspo => input
                                                                                  counter4 nxt <= counter4;</pre>
                                                                                  flag1 <= '0';
  );
                                                                                  flag2 <= '0';
                                                                                  hold_nxt \ll (others => '0');
--state contrl-----
process(clk, reset)
                                                                                  r_or_w \le 0'; --always read
begin
                                                                                  address <= "000" & counter4;
  if reset = '1' then
    state_reg <= s_initial;
                                                                                  case state_reg is
  elsif (clk'event and clk = '1') then
                                                                                     when s initial =>
    state_reg <= state_nxt;</pre>
  end if;
                                                                                       if ld_input = '1' and op_en = '0' then
end process;
                                                                                          start_ld_input <= '1';--give signal to outside
                                                                                         state_nxt <= s_ld_input_1;
--state machine -----
                                                                                       elsif ld_input = '0' and op_en = '1' then
process(state_reg, ld_input, op_en, counter1, counter2, counter3, counter4,
                                                                                          state_nxt <= s_send2multi_w1;
hold)
                                                                                       else
begin
                                                                                          state_nxt <= s_initial;</pre>
  start_ld_input <= '0';
                                                                                       end if;
  ld_input_done <= '0';</pre>
  counter1_nxt \le (others => '0');
                                                                                     when s_ld_input_1 =>
  counter2_nxt \ll (others => '0');
                                                                                       flag1 <= '1';
  counter3_nxt \le (others => '0');
                                                                                       if counter1 > "011" then
```

```
if hold = "0" then
    start ld input <= '1';
     ld_input_done <= '1';</pre>
                                                                                           hold nxt \le hold + 1;
    counter1_nxt \le (others => '0');
                                                                                           state_nxt <= s_send2multi;
     state nxt <= s initial;
                                                                                           counter2 nxt <= counter2;</pre>
                                                                                           counter3_nxt <= counter3;</pre>
  else
    start_ld_input <= '1';
                                                                                        else
     ld_input_done <= '0';</pre>
                                                                                           hold_nxt \ll (others => '0');
    counter1_nxt <= counter1;</pre>
                                                                                           if counter3 = "1101" and counter2 = "11" then
    state_nxt <= s_ld_input_2;
                                                                                             counter2_nxt \ll (others => '0');
  end if;
                                                                                             counter3 nxt \le (others => '0');
                                                                                             state_nxt <= s_initial;
when s ld input 2 =>
                                                                                           elsif counter3 < "1101" and counter2 = "11" then
  flag1 <= '1';
                                                                                             counter3 nxt \le counter3 + 1;
  counter4 nxt <= counter4 + 1;
                                                                                             counter2_nxt \ll (others => '0');
  counter1 nxt <= counter1 + 1;</pre>
                                                                                             state nxt <= s send2multi;
  state_nxt <= s_ld_input_1;
                                                                                           else
                                                                                             counter3 nxt <= counter3;</pre>
when s_send2multi_w1 =>
                                                                                             counter2_nxt <= counter2 + 1;</pre>
                                                                                             state nxt <= s send2multi;
  state nxt <= s send2multi;
                                                                                           end if;
when s send2multi =>
                                                                                        end if;
  flag2 <= '1';
                                                                                    end case;
```

```
end process;
                                                                          generic map(N => 16)
reg_1_nxt <= input when counter1 = "000" and flag1 = '1' else reg_1;
                                                                          port map( D => reg_2_nxt,
reg_2_nxt <= input when counter1 = "001" and flag1 = '1' else reg_2;
                                                                                 Q => reg_2,
reg_3_nxt <= input when counter1 = "010" and flag1 = '1' else reg_3;
                                                                                clk => clk,
reg_4_nxt <= input when counter1 = "011" and flag1 = '1' else reg_4;
                                                                                reset =>reset
--Send the data -----
                                                                             );
data_input <= reg_1 when counter2 = "00" and flag2 = '1' else
        reg_2 when counter2 = "01" and flag2 = '1' else
                                                                         reg_03: FF
        reg_3 when counter2 = "10" and flag2 = '1' else
                                                                          generic map(N = > 16)
        reg_4 when counter2 = "11" and flag2 = '1' else
                                                                          port map( D => reg_3_nxt,
        (others \Rightarrow '0');
                                                                                 Q => reg_3,
                                                                                clk => clk,
--Flip Flop -----
                                                                                reset =>reset
reg_01: FF
                                                                             );
 generic map(N => 16)
                                                                         reg_04: FF
 port map( D =>reg_1_nxt,
                                                                          generic map(N => 16)
       Q => reg_1,
      clk => clk,
                                                                          port map(D => reg_4_nxt,
      reset =>reset
                                                                                 Q => reg_4,
                                                                                clk => clk,
   );
                                                                                reset =>reset
reg_02: FF
                                                                            );
```

```
counter_01: FF
                                                                           );
 generic map(N => 3)
 port map( D =>counter1_nxt,
                                                                        counter_04: FF
       Q =>counter1,
                                                                         generic map(N => 4)
      clk => clk,
                                                                         port map( D =>counter4_nxt,
                                                                               Q =>counter4,
      reset =>reset
   );
                                                                              clk =>clk,
                                                                              reset =>reset
counter 02: FF
                                                                          );
 generic map(N \Rightarrow 2)
 port map( D =>counter2_nxt,
                                                                        hold_time: FF
       Q =>counter2,
                                                                         generic map(N => 1)
      clk => clk,
                                                                         port map( D =>hold_nxt,
                                                                               Q => hold,
      reset =>reset
   );
                                                                              clk => clk,
                                                                              reset =>reset
counter_03: FF
                                                                           );
 generic map(N => 4)
 port map( D =>counter3_nxt,
                                                                        end Behavioral;
       Q =>counter3,
      clk => clk,
```

reset =>reset

# 4.4 VHDL code for multiply

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric std.all;
entity multiply is
 Port (
       clk, reset : in std_logic;
       --signal from load_coeff
       multi_en : in std_logic;
       --data in
       data_input : in std_logic_vector(15 downto 0);
       data_coeff: in std_logic_vector(15 downto 0);
       --ctrl out
       multi_done : out std_logic;
       store_en : out std_logic;
       max_en : out std_logic;
```

```
--data out
       data_out : out std_logic_vector(17 downto 0)
  );
end multiply;
architecture Behavioral of multiply is
component ff is
 generic(N:integer:=1);
 port( D : in std_logic_vector(N-1 downto 0);
      Q : out std_logic_vector(N-1 downto 0);
    clk: in std_logic;
    reset: in std_logic
   );
end component;
type state_type is (s_initial, s_multi, s_add, s_send);--, s_wait);
signal state_reg, state_nxt : state_type;
signal input_1, input_2 : std_logic_vector(7 downto 0);
```

```
signal coeff 1, coeff 2: std logic vector(6 downto 0);
                                                                                         state reg <= s initial;
                                                                                      elsif (clk'event and clk = '1') then
signal result_1, result_2 : std_logic_vector(17 downto 0);
                                                                                         state_reg <= state_nxt;</pre>
                                                                                      end if:
--the matrix is [14*8]*[8*14], when counting 111 in binary means one
number is done.
                                                                                    end process;
signal counter_8, counter_8_nxt : std_logic_vector(1 downto 0) :=
(others \Rightarrow '0');
                                                                                    --state machine-----
signal counter 14, counter 14 nxt : std logic vector(3 downto 0) :=
(others \Rightarrow '0');
                                                                                    process(state_reg, multi_en, counter_8, data, result_1, result_2,
                                                                                    counter_14, counter_6)
signal counter_6, counter_6_nxt : std_logic_vector(2 downto 0) :=
(others \Rightarrow '0');
                                                                                    begin
                                                                                      multi_done <= '0';
signal data, data_nxt : std_logic_vector(17 downto 0);
                                                                                      data_nxt \ll (others => '0');
                                                                                      counter_8_nxt \ll (others => '0');
signal store, store_nxt : std_logic_vector(0 downto 0);
                                                                                      counter_14_nxt <= (others => '0');
                                                                                      counter_6_nxt \ll (others => '0');
begin
                                                                                      store nxt \le "0";
                                                                                      input 1 \ll (\text{others} \implies '0');
--state contrl-----
                                                                                       input_2 <= (others => '0');
process(clk, reset)
                                                                                       coeff 1 \ll \text{(others => '0')};
begin
                                                                                       coeff_2 \ll (others = > '0');
  if reset = '1' then
```

```
case state_reg is
                                                                                          state nxt \le s add;
  when s_initial =>
     if multi en = '1' then
                                                                                        when s_add =>
       state_nxt <= s_multi;
                                                                                          data_nxt <= result_1 + result_2 + data;</pre>
                                                                                          input_1 <= data_input(7 downto 0);--the input has 8 bits
     else
       state_nxt <= s_initial;
                                                                                          input_2 <= data_input(15 downto 8);</pre>
     end if;
                                                                                          coeff_1 <= data_coeff(6 downto 0);--the coeff only has 7 bits
                                                                                          coeff_2 <= data_coeff(14 downto 8);</pre>
  when s multi =>
     input_1 <= data_input(7 downto 0);--the input has 8 bits
                                                                                          if counter_8 = "11" then
                                                                                             counter 8 nxt \le (others => '0');
     input_2 <= data_input(15 downto 8);
     coeff_1 <= data_coeff(6 downto 0);--the coeff only has 7 bits
                                                                                            store nxt <= "1";--signal to store
     coeff 2 <= data coeff(14 downto 8);
                                                                                             if counter_14 = "1101" then
                                                                                               counter_14_nxt <= (others => '0');
    if counter_8 = "00" then
                                                                                               state_nxt <= s_send;
       data_nxt \ll (others => '0');
                                                                                             else
                                                                                               counter_14_nxt <= counter_14 + 1;</pre>
     else
       data_nxt <= data;
                                                                                               state_nxt <= s_multi;</pre>
     end if;
                                                                                             end if;
     counter_8_nxt <= counter_8;</pre>
     counter_14_nxt <= counter_14;</pre>
                                                                                          else
```

```
store nxt <= "0";--signal to store
        counter_14_nxt <= counter_14;</pre>
                                                                        --Flip Flop-----
        counter_8_nxt <= counter_8 + 1;</pre>
                                                                        counter1: FF
        state nxt <= s multi;
                                                                         generic map(N \Rightarrow 2)
      end if;
                                                                         port map( D =>counter_8_nxt,
                                                                                Q =>counter_8,
    when s_send =>
                                                                               clk => clk,
      multi_done <= '1';--feedback to controller & average
                                                                               reset =>reset
      state_nxt <= s_initial;
                                                                           );
  end case;
                                                                        counter2: FF
                                                                         generic map(N => 4)
end process;
                                                                         port map( D =>counter_14_nxt,
                                                                                Q =>counter_14,
--Computing part with two multipliers-----
                                                                               clk => clk,
result_1 <= input_1 * coeff_1 + "00000000000000000"; --to make they
                                                                               reset =>reset
have the same digits
                                                                           );
result_2 <= input_2 * coeff_2 + "000000000000000000";
--Send data-----
                                                                        counter3: FF
store_en \le store(0);
                                                                         generic map(N => 3)
\max_{e} <= store(0);
                                                                         port map( D =>counter_6_nxt,
data_out <= data when store = "1" else (others => '0');
                                                                                Q =>counter_6,
```

```
clk =>clk,
      reset =>reset
   );
add: FF
 generic map(N \Rightarrow 18)
 port map( D =>data_nxt,
       Q =>data,
      clk =>clk,
      reset =>reset
   );
send_data: FF
 generic map(N \Rightarrow 1)
 port map( D =>store_nxt,
       Q =>store,
      clk =>clk,
      reset =>reset
   );
```

end Behavioral;

#### 4.5 VHDL code for store

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric std.all;
entity store is
 Port (
       clk, reset : in std_logic;
       store_en : in std_logic;
       data_out : in std_logic_vector(17 downto 0)
 );
end store;
architecture Behavioral of store is
component SRAM_store
 port (
       : in std_logic;
                             --Active Low
        : in std_logic;
  we
       : in std_logic_vector (8 downto 0);
  d
       : in std_logic_vector (31 downto 0);
```

```
qspo : out std_logic_vector (31 downto 0)
  );
end component;
component ff is
generic(N:integer:=1);
 port( D : in std_logic_vector(N-1 downto 0);
     Q : out std_logic_vector(N-1 downto 0);
    clk: in std_logic;
    reset: in std_logic
   );
end component;
--SRAM-----
signal choose
               : std_logic;
signal r_or_w
               : std_logic;
signal address
               : std_logic_vector(8 downto 0) := (others => '0');
signal RY_ram
               : std_logic;
signal sram_out : std_logic_vector(31 downto 0);
signal address_nxt : std_logic_vector(8 downto 0);
```

```
signal store_data_32 : std_logic_vector(31 downto 0);
begin
--SRAM bits transfer-----
store_data_32 <= "0000000000000" & data_out;
Ram_store: SRAM_store
 port map(
  clk => clk,
      => r_or_w,
     => address,
      => store_data_32,
  qspo => sram_out
  );
address_nxt <= address + 1 when store_en = '1' else address;
r_or_w \ll 1' when store_en = '1' else '0';
choose <= '0';
data_address: FF
```

```
generic map(N => 9)
port map( D => address_nxt,
        Q => address,
        clk => clk,
        reset => reset
    );
end Behavioral;
```

## 4.6 VHDL code for max

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric std.all;
entity max is
 Port (
       clk, reset : in std_logic;
       --control signal from multiply
       max_en : in std_logic;
       --data from multiply
       data_out : in std_logic_vector(17 downto 0);
       --find the maximum data
       max_out : out std_logic_vector(17 downto 0);
       clk out : out std logic
 );
end max;
```

```
architecture Behavioral of max is
component ff is
generic(N:integer:=1);
 port( D : in std_logic_vector(N-1 downto 0);
     Q : out std_logic_vector(N-1 downto 0);
    clk: in std_logic;
    reset: in std_logic
   );
end component;
signal count, count_nxt : std_logic_vector(6 downto 0);
signal data max, data max nxt : std logic vector(17 downto 0) :=
(others \Rightarrow '0');
begin
max_out <= data_max;</pre>
clk out <= clk;
data max nxt <= data out when data max < data out else data max;
--Flip Flop-----
compare_data: FF
generic map(N => 18)
```

end Behavioral;

# 4.7 VHDL code for top

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
entity top is
 Port (
     --input
                : in std_logic;
    clki
                : in std_logic;
     reseti
                : in std_logic;
     starti
     --output
     start_ld_inputo : out std_logic;
     start_ld_coeffo : out std_logic;
                   : out std_logic_vector(17 downto 0);
    max outo
    clk_out
                 : out std_logic
 );
end top;
architecture Behavioral of top is
```

```
component controller is
Port (
       clk, reset : in std_logic;
               : in std_logic;
       start
       ld_input_done : in std_logic;
       multi_done : in std_logic;
       ld_input : out std_logic;
                 : out std_logic
       op_en
);
end component;
component load_coeff is
Port (
       clk, reset
                      : in std_logic;
                      : in std_logic;
       op_en
       multi_en
                      : out std_logic;
                       : out std_logic_vector(15 downto 0)
       data_coeff
);
end component;
component load_input is
Port (
```

```
clk, reset : in std_logic;
                                                                                component store is
       ld_input : in std_logic;
                                                                                 Port (
       ld_input_done : out std_logic;--feedback to controller
                                                                                       clk, reset : in std_logic;
               : in std_logic;
                                                                                       store_en : in std_logic;
       op_en
       start_ld_input : out std_logic;
                                                                                       data_out : in std_logic_vector(17 downto 0)
       data_input : out std_logic_vector(15 downto 0)
                                                                                 );
                                                                                end component;
 );
end component;
                                                                                component max is
component multiply is
                                                                                 Port (
 Port (
                                                                                       clk, reset : in std_logic;
       clk, reset : in std_logic;
                                                                                                  : in std_logic;
                                                                                       max en
       multi_en : in std_logic;
                                                                                       data_out : in std_logic_vector(17 downto 0);
       data_input : in std_logic_vector(15 downto 0);
                                                                                       max_out : out std_logic_vector(17 downto 0);
       data_coeff : in std_logic_vector(15 downto 0);
                                                                                       clk_out : out std_logic
       multi_done : out std_logic;
                                                                                 );
       store_en : out std_logic;
                                                                                end component;
       max_en : out std_logic;
       data_out : out std_logic_vector(17 downto 0)
                                                                                --controller
                                                                                signal ld_input_done : std_logic;
  );
end component;
                                                                                signal multi_done : std_logic;
                                                                                signal ld_input
                                                                                                   : std_logic;
```

```
signal op_en
                  : std_logic;
                                                                                   multi done => multi done ,
--ld coeff
                                                                                   ld_input => ld_input ,
                    : std_logic;
signal multi_en
                                                                                   op_en
                                                                                              => op_en
signal data_coeff
                    : std_logic_vector(15 downto 0);
                                                                            );
--ld_input
signal data_input : std_logic_vector(15 downto 0);
                                                                            coeff_part: load_coeff
--multiply
                                                                            port map(
signal store_en : std_logic;
                                                                                   clk
                                                                                             => clki
signal data_out : std_logic_vector(17 downto 0);
                                                                                   reset
                                                                                              => reseti
                                                                                               => op_en
--store
                                                                                   op_en
                                                                                   multi_en
                                                                                               => multi_en ,
--max
signal max en : std logic;
                                                                                   data coeff => data coeff
                                                                            );
                                                                            input_part: load_input
begin
--clk_out <= clki;
                                                                            port map(
controller_part: controller
                                                                                   clk
                                                                                             => clki
port map(
                                                                                              => reseti
                                                                                   reset
      clk
               => clki
                                                                                   ld_input
                                                                                               => ld_input ,
                                                                                   ld_input_done => ld_input_done ,
                => reseti
       reset
       start
                => starti
                                                                                   op_en
                                                                                               => op_en
       ld_input_done => ld_input_done ,
                                                                                   start_ld_input => start_ld_inputo ,
```

```
data_input => data_input
);
multiply_part: multiply
port map(
      clk
              => clki,
      reset => reseti,
      multi_en => multi_en,
      data_input => data_input,
       data_coeff => data_coeff,
      multi_done => multi_done,
      store_en => store_en,
      max_en => max_en,
      data_out => data_out
);
store_part: store
port map(
  clk
         => clki,
         => reseti,
  reset
  store_en => store_en,
```

data\_out => data\_out

```
);
max_part: max
port map(
      clk
           => clki,
      reset => reseti,
      max_en => max_en,
      data_out => data_out,
      max_out => max_outo,
      clk_out => clk_out
);
end Behavioral;
```