

Lecture 5:

Intro to Paging

Last Time: [Fall '11] [VM: paging intro]

Virtualizing Memory:

each process gets its own private memory (illusion)

Key Mechanism: Address Translation ($V \rightarrow P$) (different control)

Early approaches: \rightarrow Base/Bounds (Dynam. Rel.)

\rightarrow segmentation (gen. b/b)

[review]

H/W: involved on every mem reference (fast)

OS: when involved? what does it do?

Problems w/ segmentation?


\Rightarrow still not super flexible (e.g. large but mostly unused heap)

\Rightarrow external frag (OS issue)

Paging: also age old technique, used in virt. all modern systems

concept: divide all of memory into \rightarrow fixed-sized units ("pages")

typical: 4KB



OS: free list: of frames that are unused

\Rightarrow relocate each page independently in memory

OS/HW: must have a lot of addr. translation info stored in memory (of OS) in [page table]

Example: 64-byte AS, w/ 16 byte pages

\Rightarrow show all VAs for VP0

\Rightarrow show page table, PTE


see next pages

Now, do one whole translation

Problems: Two: size, time

Linear Page Table: (just an array)

32-bit virtual AS w/ 4KB pages



how big is table? $2^{20} * \text{sizeof}(PTE)$

how many tables are there? (1/process!)

Speed: per ^(logical) mem access how mem. accesses? \Rightarrow SLOW

(2) (for linear)

h/w involved: on every mem reference
OS involved: when?
new proc: find pages for init code, stack
growproc: add new heap page
proc exits: free pages (put on free list)

BIG


ctxt switch: [what to do?]

Good

compare to segmentation

\rightarrow ext frag?
 \rightarrow general sparse AS?

Example ①



2^6

\Rightarrow 64 bytes AS

16 byte pages

00 \Rightarrow	VP ₀	code	0...15
01 \Rightarrow	VP ₁	heap	16...31
10 \Rightarrow	VP ₂	//////	32...47
11 \Rightarrow	VP ₃	stack	48...63

bits:

```

000000
000001
000010
000011
000100
000101
000110
000111
001000
001001
001010
001011
001100
001101
001110
001111
  
```

VAs on

VP₀

what do you notice?

Page Table:
for each virtual page;
which physical address frame
is it located in?

\Rightarrow top 2 bits
are always
[00]

logically:

(VPN=0) \Rightarrow PFN=2 (001)

VPN=1 \Rightarrow PFN=4 (100)

VPN=2 (not valid)

VPN=3 \Rightarrow PFN=7 (111)

ah!

Page Table Entry



in


\hookrightarrow (valid bit)

⇒ [load 17, R1]

VA: 17 ⇒

split into
⇒ VPN

010001
offset



VPN: use to look up PTE in page table

offset: concat to PFN to form
final physical address

Problem:

hardware must do translation: but where is
page table
for this process?

PTBR: holds physical address of
of page table for this process

problem: h/w must know exact structure
of PT

PTE:

V	PFN	4 bits: valid, reserved, protection
---	-----	-------------------------------------

 R/W X M OS

how many bits? ⇒ 3

PTE size: 4 bytes


Entire Page Table: How Big?

VPN ₀	V	PFN
VPN ₁	V	"
VPN ₂	V	"
VPN ₃	V	"

4 bits × 4 ⇒ 32 bits
⇒ 4 bytes, 1 per PTE

VPN	offset
01	0001

PTBR: 4



(address formulation)
index into PT: $\text{PTBR} + (\text{VPN} * \text{size of (PTE)})$

FETCH PTE for VPN,

if (VALID == 0)

Fault()

PA = (PFN << PAGESHIFT) | offset;

FETCH PA ⇒ R1


ALL
IN
H/W

Here is some assembly code:

```
load 8192 r1      # load value at memory location 8192 -> r1
add  r1, 1, r2    # put r1 + 1 -> r2
store r2, 8192    # stores r2 -> memory location 8192
```

Assume each instruction takes up 4 bytes in memory.

Assume the program counter (PC) is set to 4096 (4k) when running the first instruction of this sequence. The virtual address space of this process looks like this (not to scale):



The total size of this virtual address space is 12 KB.

Assume this is a system with "base and bounds" registers used for memory relocation and protection.

In this example, assume that the process's address space is loaded into physical memory at physical address 64 KB (this is the base). The bounds is set to the size of the address space: 12 KB.

List all the physical memory locations that are referenced during the execution of this three-instruction sequence.