

LECTURE 7:

Fancy Page Tables


Last Time:
 Page Tables: Too Big Slow \Rightarrow solution TLB
 This Time:
 P.T. : Too Big!

(Q0) why do we want large virtual address spaces?
 (easy to program)

Example: (4GB) [4 byte Page Table Entry]
 32-bit AS w/ 512 byte pages

(Q1) how many bytes / PT? (array) \Rightarrow why so big?


(A) $\frac{32}{23} \mid 1$ 2^{23} entries in linear PT
 $8 \cdot 2^{20} \Rightarrow \sim 8$ million
 $\times 4 \text{ b/PTe} \Rightarrow 32 \text{ MB/PT}$
 ~ 100 processes $\Rightarrow 3200 \text{ MB} \sim 3 \text{ GB of mem}$
 800 processes $\Rightarrow \sim 16 \text{ GB}$



(Q) How to make it smaller?

Today: a few different ways

~~First~~: (multi-level page table)
 Then





[Discuss: For Five Minutes]

EXAMPLE

1K AS, 16-byte page
 [2 byte PTE]

First: Hybrid w/ segmentation
 \Rightarrow page table per segment



32-bit AS

base/bounds \Rightarrow holds # of valid pages in segment
 holds address of page table for this segment

Other Ideas:

\Rightarrow inverted
 \Rightarrow swapping pieces in/out of mem \Rightarrow disk

Summary:





Lots of tricks to

save space (data structures) \leftarrow time (w/ TLB)

Simple Example :


32-bit

AS



page size:
2⁴ ⇒ 16 bytes


PT





PT: 2⁸ entries ⇒
256

(PTE: 2 bytes)

8 page



16 byte page



VPW: 001 *

010 *

101 *

011 *

110 *

100 *

111 *

64 entries
⇒ 64 pages