

Lecture 4:
Intro to Mem Mgmt
(Reloc, Segment)

Last Time: CPU virtualization

(private registers)

Mechanism: Limited Direct Execution
(efficient control)

Policies: many possible \rightarrow [MLFQ]

continue building our illusion

Pros/Cons:

- + fast + simple
- + little mem overhead (2 regs)
- not flexible
- wastes memory (large AS)

Today: Memory Virtualization

extend LDE to include memory references
 \Rightarrow mech: address translation

goal: private address space per process
(efficient but controlled) (also, transparent)

(motivate AS)

Segmentation: general base/bounds pair per segment of AS

segment: contiguous region of AS, defined by [ptr, length]

usually logical portion of AS


example: code, stack, heap
each can be relocated independently!

Address Translation: need h/w again start simple, grow

(virt addr \Rightarrow phys addr)


heap & stack
get them to figure this out

Technique: Dynamic Relocation (Base/Bounds)



P1 \Rightarrow load 100, R1
virtual address

phys addr \Rightarrow 1K + 100 (1124)



P2 \Rightarrow load 100, R1
virt. addr \Rightarrow PA: 4K + 100 (4196)

2 new h/w registers (per CPU)
base: holds physical address of AS

bounds: holds size of AS (limit)

e.g. (P1) load 100, R1

to execute: h/w

VA (100) + Base (1024) \Rightarrow PA (1124)
issues load to 1124,
puts result into R1

thus: h/w translates every mem reference
(from virt \rightarrow phys)

what is bounds for? protection

h/w check if addr w/in bounds

if not, raise exception \Rightarrow (kill process)

when is OS involved?


new process creation: e.g. add P3 } must track free mem
growth of addr space: } free list

on context switch:

save base/bounds of P1, restore b/b of P2

problem: how to determine which base/bounds pair to use?

\Rightarrow implicit, explicit




when is OS involved?

- \Rightarrow new process
- \Rightarrow growth of seg
- \Rightarrow ctxt switch

Pros/cons:

- + supports sparse AS
- + code sharing
- external fragmentation (must compact/rearrange mem)
- + fine-grained protection


Example: canonical address space





what is stream of memory refs?

fetch 1000
load 4000
fetch 1004
fetch 1008
store 4000

} 5 mem refs



Physical Memory



H/w: to fetch instruction,
take PC + base
⇒ physical address

for mem ref:
same

fetch 5024 fetch 1024