3.1 What is the difference between event-driven and multithreading concurrency

3.2 Low-Energy Earliest Deadline First

Task	Arrival Time [s]	Deadline [s]	Length [MI]
t1	0	4	900
t2	2	8	1800
t3	2.5	8	450
t4	5	20	1000
t5	6	14	800
Processor Speed [MIPS]		Voltage	
200		1.5	
300		2	
450		3.5	

Exercise 03

$$t_0 = 0:$$

$$0 + \frac{900}{200} \not \le 4 \implies \text{false}$$

$$0 + \frac{900}{300} \le 4 \implies t = 3 \implies t1 \text{ scheduled on } 2V$$

$$t_1 = 2:$$

$$2 + \frac{300}{200} \le 4 \implies t = 3.5 \implies \exists \tau_2 \text{ with } 1800 \text{ MI: } 3.5 + \frac{1800}{450} = 7.5 \le 8 \implies t1 \text{ scheduled on } 1.5V$$

$$t_2 = 2.5:$$

$$2.5 + \frac{200}{200} \le 4 \implies t = 3.5 \implies \exists \tau_2 \text{ with } 1800 \text{ MI: } 3.5 + \frac{1800}{450} = 7.5 \le 8 \implies \exists \tau_3 \text{ with } 450 \text{ MI: } 7.5 + \frac{450}{450} = 8.5 \not \le 8 \implies \text{Break}$$

$$2.5 + \frac{200}{300} \le 4 \implies t = 3.1\overline{6} \implies \exists \tau_2 \text{ with } 1800 \text{ MI: } 3.1\overline{6} + \frac{1800}{450} = 7.1\overline{6} \le 8 \implies \exists \tau_3 \text{ with } 450 \text{ MI: } 7.1\overline{6} + \frac{450}{450} = 8.1\overline{6} \not \le 8 \implies \text{Break}$$

$$2.5 + \frac{200}{300} \le 4 \implies t = 3.1\overline{6} \implies \exists \tau_2 \text{ with } 1800 \text{ MI: } 3.1\overline{6} + \frac{1800}{450} = 7.1\overline{6} \le 8 \implies \exists \tau_3 \text{ with } 450 \text{ MI: } 7.1\overline{6} + \frac{450}{450} = 8.1\overline{6} \not \le 8 \implies \text{Break}$$

$$2.5 + \frac{200}{300} \le 4 \implies t = 2.9\overline{4} \implies \exists \tau_2 \text{ with } 1800 \text{ MI: } 2.9\overline{4} + \frac{1800}{450} = 6.9\overline{4} \le 8 \implies \exists \tau_3 \text{ with } 450 \text{ MI: } 6.9\overline{4} + \frac{450}{450} = 7.9\overline{4} \le 8 \implies \text{ok}$$

$$t_3 = 5:$$

$$7.9\overline{4} + \frac{1000}{450} \le 20 \implies \text{ok}$$

$$t_4 = 6:$$

 $t_6 = 7.9\overline{4}$:

$$7.9\overline{4} + \frac{800}{200} = 11.9\overline{4} \le 14 \implies \exists \tau_5 \text{ with 1000 MI: } 11.9\overline{4} + \frac{1000}{450} = 14.1\overline{6} \le 20 \Rightarrow \text{ок}$$

 $t_5 = 11.9\overline{4}$:

$$11.9\overline{4} + \frac{1000}{200} = 16.9\overline{4} \le 20 \Rightarrow t5 \text{ scheduled on } 1.5V$$

 $7.9\overline{4} + \frac{800}{450} = 9.7\overline{1} \le 14 \Rightarrow 9.7\overline{1} + \frac{1000}{450} \le 20 \Rightarrow$ ок

Therefore we get the execution plan:

$\mathrm{Time}[\mathrm{s}]$	Processor Speed [MIPS]	Voltage
0-2	300	2V
2-2.5	200	1.5V
$2.5 - 7.9\overline{4}$	450	3.5V
$7.9\overline{4}$ - $16.9\overline{4}$	200	1.5V