

CSET 305 High Performance Computing

Time: 1 hour
Instructions:

Name Shayya Enrolment No 1062 Max. Marks: 20

1. Q1 to Q10 carry 0.5 mark each and Q11 to Q25 carry 1 mark each.
2. Submit duly signed OMR sheet at the end of exam, ensure your name and enrolment number.
3. Ink correction fluid is strictly prohibited. Extra OMR sheet will not be provided.
4. Use black/blue ball point pen to fill circles of OMR sheet. The question(s) having more than one filled circle will not be evaluated. Also, answers with correction fluid will not be evaluated.

- Q1. In Heterogeneous application serial parts run on _____ and parallel parts run on _____.
 A host, device
 B device, host
 C device, device
 D host, host
- B✓ To reduce memory access time by improving data locality
- Q2. When all threads in a grid run the same kernel, the code called:
 A Single Program Multiple Data
 B Single Data Multiple Program
 C Single Data Multiple Data
 D Single Program Single Data
- C✓ To decrease the number of arithmetic operations
- Q3. What are the various ways in CUDA to accelerate applications: 1. Libraries, 2. Compiler Directive, 3. Programming Languages?
 A 1,2
 B 2,3
 C 1,2,3
 D None of these
- D. To increase the number of threads in a program
- Q9. The main advantage of Unified Memory in heterogeneous systems is:
 A It eliminates the need for explicit data transfers between CPU and GPU
 B It increases GPU clock speed
 C It reduces the number of CPU cores required
 D It allows simultaneous kernel execution
- Q10. What is the main purpose of a barrier synchronization in parallel programming?
 A To divide threads into separate warps
 B To make all threads in a block wait until every thread reaches a certain point
 C To terminate threads that are idle
 D To prevent memory allocation errors
- Q11. Which statement about shared memory in CUDA is TRUE?
 A Shared memory is accessible across the grid.
 B Shared memory is shared among all SMs.
 C Shared memory is accessible only by threads within the same block.
 D Shared memory is global across all kernels.
- Q12. On a GPU, each SM can accommodate up to 64 warps, but due to register constraints, a kernel uses only 48 warps per SM. If each block has 12 warps, what is the maximum number of active blocks per SM?
 A 2
 B 3
 C 4
 D 5
- Q13. A block is launched with 116 threads. Each warp can have only 32 threads. How many threads are idle in the last warp?
 A 7
 B 12
 C 20
 D 32
- Q14. If a kernel is launched with $\ll P, Q \gg$, how many threads are created in total?
 A $P+Q$
 B $P*Q$

- C. P
D. Q

Q15. A kernel function defined as global myKernelFunction() is executed on _____ and callable from _____.

- A. Host, Host
B. Host, Device
C. Device, Device
D. Device, Host

Q16. In GPU programming (CUDA), threads in different blocks _____.

- A. Always interact
B. Never interact
C. Do not interact directly
D. Share a common local memory

Q17. The smallest schedulable unit of threads in CUDA is a _____.

- A. Block
B. Warp
C. Thread
D. Grid

Q18. Transparent scalability in CUDA refers to the fact that each block can execute in _____ with respect to others.

- A. A fixed sequence
B. Any order
C. Parallel only
D. Strict synchronization

Q19. In CUDA architecture, threads are assigned to Streaming Multiprocessors (SMs) in _____.

- A. Thread granularity
B. Warp granularity
C. Block granularity
D. Grid granularity

Q20. In Von Neumann architecture, the main difference between SISD and SIMD systems is in the number of _____.

- A. Memory units
B. Processing units
C. Instruction decoders
D. Cache levels

Q21. A kernel is launched in a 3D Grid with dimensions (16 x 4 x 32) blocks. Each block has (64 x 32 x 16) threads. How many total threads are launched.

- A. 7286123
B. 32816
C. 67108864
D. None of these

$$\begin{array}{r}
 32 \\
 1024 \\
 \times 32 \\
 \hline
 2048 \\
 +30720 \\
 \hline
 32768 \\
 \times 204 \\
 \hline
 65536000 \\
 \hline
 67108864
 \end{array}$$

Q22. Each thread calculates two (adjacent) output elements of a vector addition. Assume that variable i should be the index for the first element to be processed by a thread. What would be the expression for mapping the thread/block indices to data index of the first element?

- A. $i = blockIdx.x * blockDim.x + threadIdx.x + 2;$
B. $i = blockIdx.x * threadIdx.x * 2$
C. $i = (blockIdx.x * blockDim.x + threadIdx.x) * 2$
D. $i = blockIdx.x * blockDim.x * 2 + threadIdx.x$

Q23. In CUDA programming, what does the following expression compute inside a kernel?
 $\text{int Row} = blockIdx.y * blockDim.y + threadIdx.y;$
 $\text{int Col} = blockIdx.x * blockDim.x + threadIdx.x;$

- A. The total number of threads in the grid
B. The global row and column indices of a thread in a 2D grid
C. The number of blocks in each dimension
D. The block and thread IDs only within the block

Q24. A CUDA kernel is launched with the following configuration for processing an image of size 62×76 pixels. How many total threads are launched, and how many of them will perform valid pixel computations?

$\text{dim3 DimGrid}((76-1)/16 + 1, (62-1)/16 + 1, 1);$
 $\text{dim3 DimBlock}(16, 16, 1);$

- A. 4864 threads launched; all perform valid computations
B. 6144 threads launched; 4712 perform valid computations
C. 3214 threads launched; 4712 perform valid computations
D. 4864 threads launched; 4096 perform valid computations

Q25. If we want to copy 3000 bytes of data from host array h_A (h_A is a pointer to element 0 of the source array) to device array d_A (d_A is a pointer to element 0 of the destination array), what would be an appropriate API call for this in CUDA?

- A. $\text{cudaMemcpy}(3000, h_A, d_A, \text{cudaMemcpyHostToDevice});$
B. $\text{cudaMemcpy}(h_A, d_A, 3000, \text{cudaMemcpyDeviceTHost});$
C. $\text{cudaMemcpy}(d_A, h_A, 3000, \text{cudaMemcpyHostToDevice});$
D. $\text{cudaMemcpy}(3000, d_A, h_A, \text{cudaMemcpyHostToDevice});$

$$\begin{array}{r}
 65536 \\
 2 \overline{) 131072} \\
 -12 \\
 \hline
 1 \\
 -10 \\
 \hline
 1
 \end{array}$$