

Custom Yosys Passes Result in Faulty Synthesis and Simulation Errors.

Hello,

I have encountered an inconsistency issue during synthesis with Yosys.

My Icarus Verilog version is: Icarus Verilog version 13.0 (devel) (s20221226-221-g272771d18), and my Yosys version is 0.41+126.

During synthesis, we did not use the default Yosys synthesis process but employed a custom pass optimization sequence. The synthesis commands for both processes are as follows:

1、 Using Yosys' default synthesis process:

```
read verilog rtl.v
```

synth

```
write verilog syn yosys.v
```

2、 Custom optimization sequence:

```
read verilog rtl.v
```

```
hierarchy; proc; opt_expr -mux_bool; opt_clean -purge; memory; opt_reduce -full; wreduce;
opt dff-nodffe; fsm; opt_expr -full; abc;
```

```
write verilog new syn yosys.v
```

The changes in the optimization sequence should not affect the consistency of the code. However, we have observed inconsistencies in the simulation outputs when using the synthesized files generated by these two different synthesis processes with Icarus Verilog (as highlighted in the red box in the attached image).

Default synthesis process, the third and fourth line of output is:

[illegible]

Custom optimization sequence, the third and fourth line of output is:


```
yosys -p "  
    read_verilog rtl.v  
    hierarchy; proc; opt_expr -mux_bool; opt_clean -purge; memory; opt_reduce -full;  
wreduce; opt_dff -nodffe; fsm; opt_expr -full; abc;  
    write_verilog syn_yosys.v"  
iverilog -o wave_2 -y syn_yosys.v yosys_testbench.v  
vvp -n wave_2 -lxt2 >> file2.txt
```