


# Digital circuits

## combinational circuits

→ the o/p is any instant of time it depends on same instant of i/p's.



→ any circuit construct with only gates, with out any memory element


→ no feed back

### Examples:

01. Half Adder, Half subtractor  
full Adder, full subtractor  
quarto Adder, quarto subtractor
02. Encoder, Decoder
03. MUX, Demux
04. ROM
05. Binary Parallel Adder, etc.

## sequential circuits

→ the circuit o/p depends on present i/p and past o/p.



→ previous o/p gives to the i/p.  
means past o/p

→ feed back require.

→ These are constructed by gates  
flip flops.

### Examples:

01. serial Adder, state machines
02. RAM (or Read & write memory)
03. Registers
04. counters
05. Sequential generators.




## Combinational circuits

### I) @ Half Adder:

→ A logic circuit for the addition of 2 one-bit numbers is referred to as an "HALF ADDER" (H.A)

→ It generates sum(s) and carry(c).



A	0	0	1	(0)
	+B	+0	+1	+0
B	0	1	0	(1)
	1	1	1	1

Truth table:

A	B	sum(s)	carry(c)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


↓ EX-OR      ↓ AND

Logical operation:


$$S(A,B) = A\bar{B} + \bar{A}B = A \oplus B \quad [\text{EX-OR}]$$

$$C(A,B) = AB \quad [\text{AND}]$$

Realization of H.A:




## NAND implementation of an H-A circuit:




→ total number of NAND gates = 5

→ also total number of NOR gates = 5


by using And/Or gates:



The ANSI/IEEE standard logic symbol:




\* implement the H-A circuit by minimum number of logic gates if we have all gates except Ex-OR/Ex-NOR is "3"



### b) Full Adder:

→ It performs the arithmetic sum of the three i/p bits i.e.

addend bit  
augend bit  
carry bit.



Truth Table:

A	B	C	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Logical expression:

$$S(A,B,C) = \Sigma m(1,2,4,7)$$

$$C(A,B,C) = \Sigma m(3,5,6,7)$$

$$\text{sum} \rightarrow S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$S = A \oplus B \oplus C$$

$$\text{carry} \rightarrow C = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$C = AB + BC + CA$$


Q) In F.A the carry has the logical expression same as that of the 3-bit majority logical expression function [NTPC-2009]

Sol:


$$C = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC = \Sigma m(3,5,6,7)$$

$$C = C[A \oplus B] + AB \checkmark$$


→ 2-level realization of FA:




→ A FA can be implemented by ② H.A and OR-gate:



→ Full adder by using NAND:




\* Total number of NAND-gate/NOR-gate required to implement a full adder is equals to "④".



### c) Half subtractor:

→ A logic circuit for the subtraction of B (subtrahend) from A (minuend), where A and B are 1-bit numbers is referred to as an H.S.



Truth Table:


A	B	Difference (D)	Borrow (B̄)
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Logic expression:


$$D(A, B) = A\bar{B} + \bar{A}B = A \oplus B$$

$$B(A, B) = \bar{A}B$$

Realization of a H.S:




By using NAND gates:



→ Total number of NAND/NOR gates required to implement the Half subtractor is equals to 5.

\* H.A/H.S circuit by using control action of Ex-OR gate:




When control  $Y_p = 0 \Rightarrow$  H.A operation.

When control  $Y_p = 1 \Rightarrow$  H.S operation.

→ control 0 means Ex-OR gate acts like an inverter and for '0' it is only a buffer.

### d) Full subtractor:

→ It is a circuit which performs a subtraction b/w 2 bits taking into account that a '1' may have been borrowed by a lower significant stage.



∴ ANSI/IEEE symbol

Truth Table:

A	B	C	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Logic expression:

$$D(A, B, C) = \sum m(1, 2, 4, 7)$$

$$D = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$D = A \oplus B \oplus C$$


$$B(A, B, C) = \sum m(1, 2, 3, 7)$$

$$B = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$$


$$B = \bar{A}B(C + \bar{C}) + C(\bar{A}B + AB)$$

$$B = \bar{A}B + (\bar{A} \oplus B) \cdot C$$

$$B = \bar{A}B + \bar{A}C + BC \checkmark$$




Realization of F.S Ckt:




→ A F.S can be implemented with ②-H.S and one OR gate below shown ✓

H.S ① ✓




→ ANSI/IEEE standard F.S ✓

$$B = \bar{A}B + (\bar{A} \oplus B) \cdot C \checkmark$$



by using NAND gates:




→ Number of NAND/NOR gates required to implement the F.S is equal to 9 ✓

e) Quarter Adder:

→ It generate only sum, no carry.

→ single out put.




Truth Table:

x	y	s
0	0	0
0	1	1
1	0	1
1	1	0

Logic expression:


$$S(x,y) = x\bar{y} + \bar{x}y = x \oplus y \checkmark$$

Realization of Q.S:



EX-OR ✓

by using NAND gates:



ii) Quarter subtractor:

- It generates only difference, no borrow.
- single 9/p.



Truth Table:

$x$	$y$	$D$
0	0	0
0	1	1
1	0	1
1	1	0

- multi bit addition takes full adder,
- multi bit subtraction takes full subtractor

Logic expression  $S(x,y) = x\bar{y} + \bar{x}y = x \oplus y$


Realization of Q.S:



→ Realized @ normal gate by constructing Q.S using adder

## Q) Design and realize controllable half adder/half subtractor circuit

Sol:



If  $M=0$ : H.A  $\rightarrow S=Y_1$ ;  $C=Y_2$ .

$M=1$ : H.S  $\rightarrow D=Y_1$ ;  $B=Y_2$ .


$$Y_1(m, A, B) = \sum m(1, 2, 5, 6) \quad \text{---} \textcircled{1}$$

$$Y_2(m, A, B) = \sum m(3, 5) \quad \text{---} \textcircled{2}$$


$$Y_1 = A \oplus B$$

$$Y_2 = \bar{m}AB + m\bar{A}B$$

$$Y_2 = B[m \oplus n]$$




M	A	B	Y <sub>1</sub>	Y <sub>2</sub>
H.A	0	0	0	0
	0	0	1	0
	0	1	1	0
	0	1	0	1
H.S	1	0	0	0
	1	0	1	1
	1	0	1	0
	1	1	0	0



### Binary comparator:

→ It must compares two binary numbers. When it compares 2 bits, any numbers below possibilities are available.



{ n-bit comparator.


$$\text{if } A > B \rightarrow X = 1$$

$$\text{if } A = B \rightarrow E = 1$$

$$\text{if } A < B \rightarrow Y = 1$$

→ It compares multibit numbers.

### 1-bit comparator: (n=1)




A	B	X	E	Y
0 = 0	0	0	1 (A=B)	0
0 < 1	0	0	0	1 (A < B)
1 > 0	1	0	1 (A > B)	0
1 = 1	0	0	0	1 (A=B)

$$X = A\bar{B}$$


$$E = \bar{A}\bar{B} + AB$$

$$E = A \oplus B$$

$$Y = \bar{A}B$$




## 2-bit comparator ( $n=2$ )




$D \cdot N$	A	B	X	E	Y
	$A_1$ $\swarrow$ $A_0$	$B_1$ $\swarrow$ $B_0$			
0	0 0	0 0	0 ✓	0	0
1	0 0	< 0 1	0	0	1 ✓
2	0 0	< 1 0	0	0	1 ✓
3	0 0	< 1 1	0	0	1 ✓
4	0 1	> 0 0	1 ✗	0	0
5	0 1	0 1	0	0	0
6	0 1	> 1 0	0	0	1 ✓
7	0 1	< 1 1	0	0	1 ✓
8	1 0	> 0 0	1 ✗	0	0
9	1 0	> 0 1	1 ✗	0	0
10	1 0	> 1 0	0	0	0
11	1 0	< 1 1	0	0	1 ✓
12	1 1	> 0 0	1 ✗	0	0
13	1 1	> 0 1	1 ✗	0	0
14	1 1	> 1 0	1 ✗	0	0
15	1 1	1 1	0	0	0

$$X(A_1, A_0, B_1, B_0) = \Sigma m(4, 8, 9, 12, 13, 15)$$



$$X = A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0 + A_1 \bar{B}_1$$


$$E = \Sigma m(0, 5, 10, 15)$$



$$E = \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 \bar{A}_0 \bar{B}_1 B_0 + A_1 A_0 \bar{B}_1 B_0 + A_1 \bar{A}_0 A_0 B_0$$

$$E = \bar{A}_1 \bar{B}_1 (A_0 \oplus B_0) + A_1 B_1 (A_0 \oplus B_0)$$

$$E = (\bar{A}_1 \oplus B_1) (A_0 \oplus B_0) \quad Y = \Sigma m(1, 2, 3, 6, 7, 11)$$



$$Y = \bar{A}_1 \bar{A}_0 B_1 \bar{B}_0 + \bar{A}_1 A_0 B_1 \bar{B}_0 + \bar{A}_1 B_1 B_0$$

iii) similarly

$$(A > B) \quad Y = \bar{A}_1 B_1 + E_1 \bar{A}_0 B_0 \rightarrow ②$$

→ 2 I/P Ex-NOR ⇒ Equality checking gates.

→ 2 I/P Ex-OR ⇒ Inequality checking gates.

\* ii) if  $A_1 = B_1$  then  $E_1 = 1$

$A_0 = B_0$  then  $E_0 = 1$

$$\text{So } A = B \text{ then } E = E_1 E_0 \rightarrow ①$$

iii) if  $A_1 > B_1$  &  $A_1 = B_1$  but  $A_0 > B_0$

$$(A > B) \text{ then } X = A_1 \bar{B}_1 + E_1 \bar{A}_0 \bar{B}_0 \rightarrow ②$$

## 03/03/11 Binary Adder:

Q1. serial Binary Adder

Q2. parallel Binary Adder



Q3. carry look ahead Binary Adder ✓

a. serial Binary Adder:

$$A \Rightarrow A_{n-1} A_{n-2} \dots A_1 A_0$$

$$B \Rightarrow B_{n-1} B_{n-2} \dots B_1 B_0$$

(+)



Clk	D	Q <sub>n+1</sub>
0	x	Q <sub>n</sub>
1	0	0
1	1	1

propagation delay  $\rightarrow n \cdot t_{pd}$   $t_{pd} \rightarrow P_S$

$T_b \rightarrow n \cdot t_{pd}$

$T_b > t_{pd}$  ✓

\* Serial Binary Adder  $\rightarrow \frac{n}{2} T_b$

Ex:  $n=4$

$3T_b$  ✓


Parallel Binary Adder  $\rightarrow (n-1) t_{pd}$

$t_{pd}$  ✓

- We can add numbers stored in the eight shift registers A and B serially.
- The full adder is used to perform bit by bit addition.
- (Q) flip flop is used to store the carry o/p generated after addition.
- This carry is used as carry in for the next addition.
- Initially, the D-flip flop is cleared and addition starts with the least significant bits of both registers.
- After each block pulse data within the right shift registers are shifted right 1-bit and we get bits from next digit and carry of previous addition as new inputs for the full adder.

## 02) Parallel Binary Adder (Cripple carry Binary Adder)

→ By using this we can add ④ numbers.



→ In which the right most block.

labelled H/A is a half adder and the remaining blocks labelled F/A's.

→ why because in first stage we have only ② i/p's i.e. A<sub>0</sub>, B<sub>0</sub> so we can take H/A. it produces S<sub>0</sub> & C<sub>1</sub> (i.e. C<sub>0</sub>)

→ suppose in 1<sup>st</sup> stage we can take

full adder we make input carry (C<sub>in</sub>) = 0 ✓


→ 2<sup>nd</sup> stage onwards F/A consists ③ i/p. i.e. A<sub>1</sub>, B<sub>1</sub>, C<sub>0</sub> ✓

→ If we use H/A there is no i/p carry.


→ we can increase the capacity of the adder by adding full adders on the left side.

Eg: To add ④ bit number  $\xrightarrow{\text{need}} \text{(1) F.A}$   
 $\text{(2) H.A}$

→ This type of binary adder known as the ripple adder because



carry from first adder forms on i/p to the 2<sup>nd</sup> adder and so on.




→ Logic diagram of 4-bit binary parallel adder

Ex 01:  $A = 1110$

$B = 1011$

? by using FA ✓ ?



$c_3 s_3 s_2 s_1 s_0 \rightarrow 11001$   
Final carry

$$\begin{array}{r} 1110 \\ 1011 \\ \hline 1001 \end{array} \quad \begin{matrix} 1110 \rightarrow 14 \\ 1011 \rightarrow 11 \\ 1001 \rightarrow 25 \end{matrix}$$

Ques-03

20) The circuit shown in the figure converts I/P's.

- a) BCD to Binary code
- b) Binary to excess-3 code
- c) Excess-3 to Gray code

✓ Gray to Binary code.


31: Take an example  $i/p \rightarrow 1010$

$w = a$

$x = a \oplus b$

$y = c \oplus x(a+b)$


$z = d \oplus y(a+b+c)$




$1010 = i/p = 10$

%'s

→ By sub. given option in the Boolean equation of ② circuit, it shows Gray to binary code converter.



30)



$$\text{BCD} + 3 = \text{Excess } 3$$

$$\text{Excess } 3 - 3 = \text{BCD}$$

$$A - B = \text{sum} \checkmark$$

$$A + 2\text{'s complement of } B = \text{sum.}$$


$$0011 = 3 \checkmark$$

$$1100 \rightarrow 1\text{'s complement}$$

$$1101 \rightarrow 2\text{'s complement}$$

$$\text{Excess-3} + 1101 = \text{BCD}$$

### Q3) carry look ahead binary adder:



$$C_i(A_i, B_i, A_{i-1}, B_{i-1}, \dots, A_0, B_0)$$

$$G_i = A_i B_i$$

$$P_i = A_i + B_i$$

1 bpd.

2 bpd.

$$\underline{\text{HA0}}: \quad C_0 = A_0 B_0$$

$$C_0 = G_0 \rightarrow ①$$

$$\underline{\text{FA1}}: \quad C_1 = A_1 B_1 + B_1 C_0 + A_1 C_0$$

$$C_1 = A_1 B_1 + C_0 (A_1 + B_1)$$

$$C_1 = G_1 + G_0 P_1 \rightarrow ②$$

$$\underline{\text{FA2}}: \quad C_2 = A_2 B_2 + B_2 C_1 + A_2 C_1$$

$$C_2 = G_2 + (G_1 + G_0 P_1) P_2$$

$$G_2 = G_2 + G_1 P_2 + G_0 P_0 P_1 \rightarrow ③$$

In general  $G_i = G_i + G_{i-1} P_i + G_{i-2} P_{i-1} + \dots + G_0 P_i P_{i-1} \dots P_1 \rightarrow ④$

$\downarrow$   
2 trd.

$(1tpd + 2tpd) \cdot 2tpd + 2tpd = 4tpd \checkmark$

$3tpd + 2tpd = 5tpd$

→ for reduction of 1 trd time delay, the cost of circuit increases more.

#### NOTE:

→ serial binary adder is an example of sequential circuit while as other two binary adders are the example of combinational circuits.


#### Binary subtractor:

→ the subtraction of binary numbers can be done most conveniently by means of complements.

$$\rightarrow A - B$$


$$\rightarrow A + 2^l \text{ complement of } B$$

→ 1's complement → invertors & '1' is added to the sum through the i/p carry.



logic diagram

→ 4-bit parallel subtractor.



a) 1's

b) 2's

a) 1's complement:

$$\begin{array}{r} A \quad A \\ -B \\ \hline \text{i.e.} \end{array} + 1\text{'s complement of } B \quad C: A > B$$

i)  $A > B$ :

$$A = 5 \rightarrow 0101$$

$$-B = 3 \rightarrow 1's \text{ of } 3 \text{ is } \begin{array}{r} 1100 \\ \hline 0001 \end{array}$$

carry

(Add end around carry)

$\begin{array}{r} 0010 \\ \hline \end{array} \rightarrow \text{result +ve}$

ii)  $A < B$

$$A = 3 \rightarrow 0011$$

$$-B = 5 \rightarrow 1's \text{ of } 5 \text{ is } \begin{array}{r} 1010 \\ \hline -2 \end{array}$$

no carry

$\begin{array}{r} 1101 \\ \hline 0010 \end{array} \rightarrow \text{It is in 1's form}$

$\begin{array}{r} 0010 \\ \hline \end{array} \rightarrow \text{True magnitude}$

$\begin{array}{r} 0010 \\ \hline \end{array} \rightarrow \text{result in } (-ve)$

b) 2's complement:

$$\begin{array}{r} A \quad A \\ -B \\ \hline \text{i.e.} \end{array} \text{ 2's of } B$$

$\therefore A > B$

i)  $A > B$ :

$$A = 5 \rightarrow 0101$$

$$-B = 3 \rightarrow \begin{array}{r} 2's \text{ complement of } 3's \text{ is } \\ (+) 1101 \\ \hline -2 \end{array}$$

$\begin{array}{r} 0010 \\ \hline \end{array} \rightarrow \text{True magnitude}$

carry (neglected)

ii)  $A < B$ :

$$A = 3 \rightarrow 0011$$

$$-B = 5 \rightarrow \begin{array}{r} 2's \text{ of } 5's \text{ is } \\ (+) 1110 \\ \hline -2 \end{array}$$

$\begin{array}{r} 1110 \\ 0011 \\ \hline 0010 \end{array} \leftarrow \text{2's form}$

$\begin{array}{r} 0010 \\ \hline \end{array} \leftarrow \text{True magnitude}$

$$\begin{array}{r} 1110 \\ 0001 \\ +1 \\ \hline 0010 \end{array} \rightarrow \text{True form}$$

Scanned by CamScanner

Reasons to choose 2's complement:

- 1) How requirement for 2's complement procedure is less compared to the 1's complement procedure.


- the advantage of signed 2's complement representation over the signed-1's complement form is that it contains only one type of 2010.  
→ 2's complement form is usually chosen over 1's complement to avoid the occurrence of a negative 2010.

$$\begin{array}{l} \text{2's} \\ \left\{ \begin{array}{ll} \boxed{0} & 0000 \\ \boxed{0} & 0000 +0 \\ \boxed{1} & 1111 -0 \end{array} \right. \end{array}$$


1's form

### Binary Adder-subtractor:

- the addition and subtraction can be combined into one circuit with one common binary adder, by using Ex-OR gate.



→ 4 bit adder-subtractor



Steps to be followed in design:


1) 2's complement circuit

2) 4 bit binary adder (i.e.  $C_7483 \rightarrow 4$  bit binary parallel adder)

3) if  $C_{01} = 0$  (i.e.  $A < B$ )

2's compl. ckt  $\rightarrow$  we need 4 bit  $B \cdot A_2$

if  $C_{01} = 1$  (i.e.  $A > B$ )




Q3) By using 4 bit binary adder and other minimised minimum no. of logic gates realise.

a) controllable 4 bit binary adder / binary subtractor.

b) controllable BCD to Excess-3 / Excess-3 to BCD code converter.


c) BCD to 9's code converter.



→ if  $m = 0$ ;  $A + B$  → Adder

→ if  $m = 1$ ;  $A + 2^{\text{'s complement of } B}$  ( $A - B$ ) → subtractor.


b) BCD to E-3 / E-3 to BCD:



→ if  $m = 0$   $i/p + 3$ :  
BCD to E-3  
→ if  $m = 1$   $i/p + 2^{\text{'s comp. of } 3}$   
( $i/p - 3$ )

c) BCD to 9's code converter:

E-3 to BCD ✓



20) A LEMON GATE is having the %p LEMON ( $w, x, y, z$ ) =  $wyz(x+z)$

a) Realize the boolean function  $f(A, B, C, D) = \sum m(0, 1, 6, 9, 10, 11, 14, 15)$


by using three LEMON gates and one OR gate. consider the variables are available both primed and unprimed form.

b) Identify is it possible to realize any digital circuit with LEMON/OR logic gates.

Sol:

$$\text{LEMON } (w, x, y, z) = wy(x+z)$$

$$a) f(A, B, C, D) = \sum m(0, 1, 6, 9, 10, 11, 14, 15)$$




$$\rightarrow wxy_5 + w\bar{x}y_3 + wxy\bar{3}$$

$$\rightarrow wy(x+\bar{z}) + w\bar{x}y\bar{z}$$

$$\rightarrow wy(x+\bar{z})$$


$$\rightarrow wy(x+2) = \sum m(11, 14, 15)$$



$$L_1(0, 1, 9) = \bar{B} \cdot \bar{C} (\bar{A} + D)$$

$$L_2(6, 14, 15) = BC(A + \bar{D})$$

$$L_3(10, 11, 15) = AC(\bar{B} + D) \quad \text{for } L_4$$



b) It is not possible to realize the LEMON/OR logic to all digital circuits.

**BCD Adder:** It is a circuit that adds two BCD digits and produces a sum digit also in BCD.

→ BCD numbers 0 to 9 (total 10)  
(0000 to 1001) — binary form.

→ 10 valid { in Decimal for BCD.  
6 invalid

Ex: 526

0101 0010 0110 → BCD representation

$$\textcircled{1} \quad A = 8 \rightarrow 1000$$

$$\begin{array}{r} + B = 5 \\ \hline 13 \end{array} \quad \begin{array}{r} 0101 \\ \hline 1101 \end{array} \leftarrow \text{Invalid BCD}$$

correction factor is \textcircled{6}

$$A = 1000$$

$$\begin{array}{r} B = 0101 \\ \hline 1101 \\ 1101 \end{array}$$

$$\begin{array}{r} 0110 \\ \hline 00010011 \\ \textcircled{1} \quad \textcircled{3} \\ \text{carry 10's} \end{array} \rightarrow \text{valid BCD.}$$

$$\textcircled{2} \quad A = 9 \rightarrow 1001$$

$$\begin{array}{r} + B = 8 \\ \hline 17 \end{array} \quad \begin{array}{r} +1000 \\ 10001 \end{array} \rightarrow \text{invalid BCD}$$

$$\begin{array}{r} 00010 \\ \hline 00010111 \\ \textcircled{1} \quad \textcircled{7} \\ \text{carry 10's} \end{array} \rightarrow \text{valid BCD.}$$

$$\textcircled{3} \quad A = 6 \rightarrow 0110$$

$$\begin{array}{r} + B = 2 \\ \hline 8 \end{array} \quad \begin{array}{r} +00010 \\ 1000 \end{array} \rightarrow \text{valid BCD so no need to apply correction factors.}$$

→ whenever invalid then only add \textcircled{6} and perform BCD operation.

→ whenever invalid at that place carry must take place.

→ Based on these possibilities we can design BCD adder circuit.

Developed a algorithm:

01. 4-bit binary Adder (BA1) → purpose to add ⑥ four bit binary numbers

02. checking circuit → purpose is it valid/invalid

if  $f = 1 \rightarrow$  invalid

$f = 0 \rightarrow$  valid


→ if  $f = 1 \rightarrow$  operation BCD i.e. Add ⑥

∴ so we need one more 4 bit binary Adder (BA2)

→ if  $f = 0 \rightarrow$  no BCD operation


∴ So for reading operation only add BA2 that means add 200 operation.

D.N	I/p's	O/p
	D C B A	$\sum f_1$
0	0 0 0 0	0
1	0 0 0 1	0
2	0 0 1 0	0
3	0 0 1 1	1
4	0 1 0 0	0
5	0 1 0 1	1
6	0 1 1 0	1
7	0 1 1 1	1
8	1 0 0 0	0
9	1 0 0 1	1
10	1 0 1 0	1
11	1 0 1 1	1
12	1 1 0 0	1
13	1 1 0 1	1
14	1 1 1 0	1
15	1 1 1 1	1



$$f_1 = DC + DB$$

$$f_2 = D(C+B) \vee$$



BCD subtractor:

b)  $A > B$ :

$$A = 6 \rightarrow 0110$$

$$\begin{array}{r} -B = 4 \\ \hline 2 \end{array} \quad \begin{array}{r} 0101 \\ \hline \end{array} \rightarrow 9\text{'s complement of } 4$$

$$\begin{array}{r} 1011 \\ \hline \end{array} \rightarrow \text{Invalid BCD}$$

$0110 \rightarrow \text{correction factor. } ⑥$

$$\begin{array}{r} 1 \\ \hline 0001 \\ +1 \\ \hline 0010 \end{array} \rightarrow \text{add end borrowed carry (AEBC)}$$

$$\begin{array}{r} 0010 \\ \hline \end{array} \rightarrow \text{Valid BCD}$$

$$\therefore A - B$$

$$\therefore A + 9\text{'s complement of } B$$

Digit	9's complement
0	9
1	8
2	7
3	6
4	5
5	4
6	3
7	2
8	1
9	0

b)  $A < B$ :

$$A = 4 \rightarrow 0100$$

$$\begin{array}{r} -B = 6 \\ \hline -2 \end{array} \quad \begin{array}{r} 0011 \\ \hline \end{array} \rightarrow 9\text{'s complement of } 6$$

$$\begin{array}{r} 0111 \\ 1 \\ \hline 0001 \\ 0111 \\ \hline 0110 \end{array} \rightarrow \text{Valid BCD}$$

$\{ \rightarrow 9\text{'s complement of valid BCD}$

$\downarrow \text{sign} \checkmark$

Ex:  $13 \rightarrow 9\text{'s complement } ⑬ \text{ is } \underline{\underline{56}} \checkmark$

$$\begin{array}{r}
 \text{iii) } A = 9 \longrightarrow 1001 \\
 -B = 1 \longrightarrow 1000 \\
 \hline
 8
 \end{array}$$

$C_{BCD} = 1$

$$\begin{array}{r}
 1001 \\
 1000 \\
 \hline
 0001 \\
 \downarrow \\
 0110 \\
 \downarrow \\
 0111 \\
 \downarrow \\
 +1 \\
 \hline
 1000
 \end{array}$$


→ Invalid BCD  
→ correction factor.  
→ AEAC  
→ True magnitude ✓

Developed an algorithm:

(i) 9's complement circuit

(ii) BCD Adder (BA)

(iii) If at all  $C_{BCD} = 1$  (i.e.  $A > B$ ) → Add 1 operation → so we need 4 bit binary adder.



## Comparison b/w serial and Parallel Adder:

### Serial Adder

01. serial adder uses shift registers as parallel adder uses registers with load capacity.
02. the serial adder requires only one full adder circuit.
03. the serial adder is sequential circuit.
04. time required for addition depends on number of bits.
05. It is slower.

### Parallel Adder

01. parallel adder uses full-adder circuits in the parallel adder equal to the number of bits in the binary numbers.
02. Excluding the registers, the parallel adder is a purely combinational circuit.
03. Time required for addition does not depend on number of bits.
04. It is faster.


IES-2005.

Q) 4-bit full adder takes 20ns to generate carry-out bit and 40ns for sum bit. what is the maximum rate of addition per second when four 1-bit full adders are cascade?

Sol:

$$T_{ci} = 20 \text{ ns.}$$

$$T_{si} = 40 \text{ ns.}$$



$$\text{From figure. } T_{s0} = 40 \text{ ns.}$$

$$T_{s1} = (40 + 20) \text{ ns}$$

$$T_{s2} = (80 + 20) \text{ ns}$$


$$T_{s3} = (80 + 20) \text{ ns} = 100 \text{ ns. Final sum will take 100ns.}$$

$$(d) 10^7$$

$$(b) 1.25 \times 10^7$$

$$(c) 6.25 \times 10^6$$

$$(d) 10^5$$



$$\rightarrow \text{Rate of addition/sec} = \frac{1}{T_{s3}} = \frac{1}{100 \text{ ns}}$$

$$R = 10^7$$

Note: Given one is carry look ahead adder. we have i) carry generation stage ii) sum generation stage. In this case sum will be performed at time that means sum required 3tpd and carry generation is  $(n-1)$  tpd.

In this


## Code converters:

- Q1. BCD to Excess-3 code converter
- Q2. Excess-3 to BCD code converter
- Q3. 4 bit binary to Gray code converter
- Q4. Gray to Binary code converter.
- Q5. 5-4-2-1 BCD to Natural BCD code converter.
- Q6. Natural BCD to 5-4-2-1 BCD code conversion.

Q1) What is the other name of Ex-3 code; why?

Ans) self complementary code.

Reason:



→ The one's complement of given BCD, Excess-3 code is q's complement of the given BCD in the Excess-3 form. Because of this Excess-3 code is self complementary code.

Q2) Where we are using these Excess-3 codes?

Ans) Ex-3 codes are used to design BCD subtractor circuits.

Q3) Design and realise BCD to Excess-3 code converter?


Sol:

Q4) BCD to Excess-3 code converter:

$$\text{BCD} \Rightarrow \{0, 1, 2, \dots, 9\}$$

$$\boxed{\text{BCD} + 3 = \text{Excess-3}}$$

$$\text{E-3} \Rightarrow \{3, 4, 5, \dots, 12\}$$



Decimal	$B_3^{(D)}$	$B_2^{(D)}$	$B_1^{(D)}$	$B_0^{(D)}$	$E_3$	$E_2$	$E_1$	$E_0$
0	0	0	0	0	0	0	1	0
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	0	1	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0


K-map simplification:

$$E_3(D, C, B, A) = \Sigma m(5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15) \rightarrow ①$$


$$E_2(D, C, B, A) = \Sigma m(1, 2, 3, 4, 9) + d(10, 11, 12, 13, 14, 15) \rightarrow ②$$

$$E_1(D, C, B, A) = \Sigma m(0, 3, 4, 7, 8) + d(10, 11, 12, 13, 14, 15) \rightarrow ③$$


$$E_0(D, C, B, A) = \Sigma m(0, 2, 4, 6, 8) + d(10, 11, 12, 13, 14, 15) \rightarrow ④$$




$$E_3 = D + B(C+A+B)$$



$$E_1 = AB + A\bar{B} = A \oplus B$$



$$E_2 = \bar{C}\bar{B}\bar{A} + \bar{C}(CA+B)$$




$$E_0 = \bar{A}$$

$$E_0 = \bar{A} \longrightarrow ①$$

$$E_1 = A \oplus B \longrightarrow ②'$$

$$E_2 = C\bar{B}\bar{A} + \bar{C}A + \bar{C}B \longrightarrow ③'$$

$$E_3 = D + CA + CB \longrightarrow ④'$$




similar way  $E_2 - 3$  to  $BCD$  ✓

3) 4 bit binary to Gray code converter:

$B_{n-1}, B_{n-2}, \dots, B_1, B_0$

$G_{n-1}, G_{n-2}, \dots, G_1, G_0$ .




$$G_3 = B_3 \longrightarrow ①$$

$$G_2 = B_3 \oplus B_2 \longrightarrow ②$$

$$G_1 = B_2 \oplus B_1 \longrightarrow ③$$

$$G_0 = B_1 \oplus B_0 \longrightarrow ④$$




D <sub>n</sub> O	B <sub>2</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
→10	1	0	1	0	1	1	1	1
→11	1	0	1	1	1	1	0	0
→12	1	1	0	0	1	0	1	0

→ They differ in only one bit.

Note: Any two successive binary numbers equivalent Gray code are differ in only one bit, because of this Gray code is called "cyclic code".

### Application of Gray code:

→ Gray codes are used in digital and data communication circuits for detection and correction purpose.




### 4-bit Gray to Binary code converter:

$$G_{n-1} = B_{n-1}$$

$$G_i = B_{i+1} \oplus B_i$$

$$i \neq n-1$$

### 4 bit Gray to Binary code converter:




$$B_3 = G_3 \rightarrow ①$$

$$B_2 = G_3 \oplus G_2 \quad \{ \rightarrow ②$$

$$B_1 = G_2 \oplus G_1 \quad \{ \rightarrow ③$$

$$B_0 = G_1 \oplus G_0 \quad \{ \rightarrow ④$$



$$B_{n-1} = G_{n-1}$$

$$B_i = B_i \oplus G_i$$

$$i = n-1$$

5421 BCD to Natural BCD code:

$$\begin{array}{cccc} 5 & 4 & 2 & 1 \\ X_3 & X_2 & X_1 & X_0 \end{array} \quad \begin{array}{cccc} 8 & 4 & 2 & 1 \\ D & C & B & A \end{array}$$

$$2^3 \quad 2^2 \quad 2^1 \quad 2^0$$

$$5X_3 + 4X_2 + 2X_1 + 1X_0 = C \quad 2_0$$


normalize it self  
5421 BCD code

→ 1996 EEE question

$$5421 \dots$$

$$x_3 x_2 x_1 x_0$$

5 →	1000 ✓ ①
4 →	0101 ✗ ②
2 →	1001 ✓
1 →	0110 ✗
0 →	1010 ✓
→	0111 ✗



Natural BCD code

$$\begin{array}{cccc} D & C & B & A \end{array}$$

→ with these three numbers.  
→ no problem either ① or ② one is used

→ we must use first one why because 1st one is related to BCD(5421)  
code, suppose we can consider 2nd one then is no difference to identify  
5421 code.

<i>Defm</i>	$x_3$	$x_2$	$x_1$	$x_0$	$D$	$C$	$B$	$A$
0 0	0	0	0	0	0	0	0	0
1 1	0	0	0	1	0	0	0	1
1 2	0	0	1	0	0	0	1	0
3 3	0	0	1	1	0	0	1	1
4 4	0	1	0	0	0	1	0	0
6 5	1	0	0	0	0	1	0	1
9 6	1	0	0	1	0	1	1	0
10 7	1	0	1	0	0	1	1	1
11 8	1	0	1	1	1	0	0	0
12 9	1	1	0	0	1	0	0	1

$D = 2-4-2-1$  BCD code

$x_3 x_2 x_1 x_0$



(8)  $\begin{cases} 1 & 0 & 1 & 1 & \checkmark \\ 0 & 1 & 0 & 1 & x \end{cases}$

$$D(x_3, x_2, x_1, x_0) = \sum m(11, 12) + d(5, 6, 7, 13, 14, 15)$$

$$C(x_3, x_2, x_1, x_0) = \sum m(4, 8, 9, 10) + d(5, 6, 11, 13, 14, 15)$$

$$B(x_3, x_2, x_1, x_0) = \sum m(2, 3, 9, 10) + d(5, 6, 11, 13, 14, 15)$$

$$A(x_3, x_2, x_1, x_0) = \sum m(1, 3, 6, 10, 12) + d(5, 6, 11, 13, 14, 15)$$



$$D = x_3 x_2 + x_1 x_0 x_3$$

$$C = \bar{x}_3 x_2 + x_2 \bar{x}_2 \bar{x}_1 + x_3 \bar{x}_2 \bar{x}_0$$


$$B = x_3 \bar{x}_2 x_1 + \bar{x}_2 x_1 \bar{x}_0 + x_3 \bar{x}_1 x_0$$

$$A = \bar{x}_3 \bar{x}_2 x_0 + x_3 \bar{x}_1 \bar{x}_0 + x_3 \bar{x}_2 \bar{x}_0$$

similarly

Q) Design and realize controllable 3-bit binary to Gray code / Gray to binary code converter?

Sol:-



if  $M=0 \Rightarrow B \rightarrow G$

$$Y_2(M, x_2, x_1, x_0)$$

if  $M=1 \Rightarrow G \rightarrow B$

$$Y_1(M, x_2, x_1, x_0)$$

$$Y_0(M, x_2, x_1, x_0)$$

D.NO.	$M x_2 x_1 x_0$	$Y_2 \quad Y_1 \quad Y_0$
0	0 0 0 0	0 0 0
1	0 0 0 1	0 0 1
2	0 0 1 0	0 1 1
3	0 0 1 1	0 1 0
4	0 1 0 0	1 1 0
5	0 1 0 1	1 1 1
6	0 1 1 0	1 0 1
7	0 1 1 1	1 0 0
G <sup>0</sup>	1 0 0 0	0 0 0
	1 0 0 1	0 0 1
	1 0 1 0	0 1 1
	1 0 1 1	0 1 0
	1 1 0 0	1 1 1
	1 1 0 1	1 1 0
	1 1 1 0	1 0 0
	1 1 1 1	1 0 1

$$Y_2(M, x_2, x_1, x_0) = \sum m(4, 5, 6, 7, 12, 13, 14, 15) \longrightarrow ①$$


$$Y_1(M, x_2, x_1, x_0) = \sum m(2, 3, 4, 5, 10, 11, 12, 13) \longrightarrow ②$$

$$Y_0(M, x_2, x_1, x_0) = \sum m(1, 2, 5, 6, 9, 10, 12, 15) \longrightarrow ③$$


$$y_2 = x_2 \longrightarrow \textcircled{A}$$

$$y_1 = x_2 \oplus x_1 \longrightarrow \textcircled{B}$$

$$y_0 = m x_2 \oplus x_1 \oplus x_0 \longrightarrow \textcircled{C}$$



$$\begin{aligned}
 y_0 &= \overline{m} \overline{x}_1 x_0 + \overline{m} x_1 \overline{x}_0 + \overline{x}_2 \overline{x}_1 x_0 + \overline{x}_2 x_1 \overline{x}_0 + \textcircled{m} x_2 \overline{x}_1 \overline{x}_0 + \textcircled{m} x_2 x_1 x_0 \\
 &= \overline{m} [x_1 \oplus x_0] + \overline{x}_2 [x_1 \oplus x_0] + m x_2 [\overline{x}_1 \oplus x_0] \\
 &= x_1 \oplus x_0 [\overline{m} \overline{x}_2] + m x_2 [\overline{x}_1 \oplus x_0] \quad [\because \overline{m} + \overline{x}_2 = \overline{m} \overline{x}_2 - \text{DeMorgan's}] \\
 &= m x_2 \oplus (x_1 \oplus x_0) \quad \longrightarrow \text{Associated with EX-OR gate} \\
 &= m x_2 \oplus x_1 \oplus x_0
 \end{aligned}$$



## MULTIPLEXER


- The "Multiplexer" is a special versatile combinational circuit
- It is a digital combinational circuit that selects binary information from one of many inputs and directs it to a single o/p line.

i.e. many i/p lines → single o/p line.

i/p lines  $(2^n)$  → single o/p line,

where  $(n)$  → select line/control line.

- The selection of a particular i/p line is controlled by a set of selection lines.




$n$  →  
2 to 1 mux  
4 x 1 mux  
8 : 1 mux  
10 to 1 mux  
 $10 \rightarrow 2^m > n$   
 $10 \rightarrow 2^m = n$

→ These are readily available in the IC forms

condition:  $2^m \geq n$

must satisfy


4x1 mux:



$S_1$	$S_0$	$Y$
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$

$$Y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$

- MUX contains AND gate followed by an OR-gate.
- why because it is SOP (sum of product) so that we can implement the logic circuit by using AND-OR √ logic.



→ Multiplexer can also named as

1. Data selector
2. Many-to-one circuit
3. Universal Logic gate ckt
4. Parallel to serial converter
5. Waveform generator.

→ The operation of the circuit is controlled by clock signal.


→ control i/p names,

1. strobe
2. Intabit → means not in a position accept any i/p
3. Disable
4. Enable

→ whenever enable signal is selected ① the ckt is activated.

a) Enable signal '0' even though circuit is active how?

Ans) connecting the NOT gate



### Applications:

01. It is possible to use convert the parallel data to serial form

Ex: Let us consider 4 bit data  $B_3 B_2 B_1 B_0$  in above, 4x1 mux.


02. It is possible to use Time Division Multiplexing switch (TDM)

Ex:


$$\begin{aligned}D_0 &= PB_0 \\&\vdots \\D_3 &= PB_3\end{aligned}$$

03. It is possible to realize the Boolean function.


$$\text{Ex: } f(A, B) = \sum m(1, 3)$$




$S_1/A$	$S_0/B$	$f(A, B)$
0	0	0 $\rightarrow D_0$
0	1	1 $\rightarrow D_1$
1	0	0 $\rightarrow D_2$
1	1	1 $\rightarrow D_3$



2:1 MUX:




$\approx$



→ switching circuit ✓


$$\therefore Y = \bar{S} I_0 + S I_1$$

logic diagram:



→ Implementation of higher order MUX using lower order MUX.

\* 4:1 mux by 2:1 MUX.




Total number of 2:1 MUX = 3 ✓

→ To implement  $2^n:1$  mux by using 2:1 mux, the total number of 2:1 mux required is  $(2^n - 1)$


* Given MUX	To be implemented MUX	Required No. of MUX
4:1	16:1	$4+1 = 5$
4:1	64:1	$16+4+1 = 21$
8:1	64:1	$8+1 = 9$
8:1	256:1	$32+4+1 = 37$

→ MUX as an universal logic gate:

Q1. Buffer:




Q2. NOT-gate/Inverter:




Q3. AND-gate:


$$Y = AB$$




04. OR-gate:




05. NOR-gate:



06) Ex-OR gate:




07. Ex-NOR gate:



Ex: The Boolean function (Q) implemented in the figure using 2:1 Mux

Ans: multiplexers is.



- a)  $A\bar{B}C + A\bar{B}\bar{C}$
- b)  $ABC + A\bar{B}C$
- c)  $\bar{A}BC + \bar{A}\bar{B}\bar{C}$
- d)  $\bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}$

Sol:  $E = \text{O/p of 1st mux}$

$$E = B \oplus C$$

$$F = (\bar{B}C + B\bar{C})A = A\bar{B}C + AB\bar{C}$$

② How many minimum number of 2:1 mux required for implement the Half Adder (H.A)

a) 2


$$\text{Sol: } H.A \rightarrow \text{sum} = A \oplus B,$$

$$\text{carry} = AB$$


b) 3

c) 4


d) None of these.



→ For carry, we required an AND-gate as.




→ For sum, we required an Ex-or gate as,



→ But we don't have available  $\bar{B}$  as i/p so we require an inverter circuit

also as,



∴ finally to implement a H.A. we required 3, 2:1 MUX

for SUM  $\rightarrow ② \vee$

CARRY  $\rightarrow ① \vee$

Q3. What are the minimum no. of 2-to-1 multiplexers required to generate a 2-i/p AND gate and a 2-i/p EX-OR gate?

a) 1 and 2

So: AND gate  $\xrightarrow{\text{required}} 2:1 \text{ mux}$

b) 1 and 3.

Ex-OR gate  $\xrightarrow{\text{required}} ②$

c) 1 and 1


$\downarrow$   
inverting o/p is there

d) 2 and 2

So we need inverter(MUX)

Q4. Identify the function  $f_1(A, B, C)$  Realised by the given 4x1 mux.

model in



Ans:

Frost method:

$S_1$	$S_0$	$f_1$
$A$	$B$	
0	0	$C$
0	1	$\bar{C}$
1	0	1
1	1	$\bar{C}$

From the table, the function  $f_1(A, B, C)$  is realized as:

$$f_1(A, B, C) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B} + AB\bar{C}$$

2<sup>nd</sup> method:


D.N.O	A	B	C	f <sub>1</sub>
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

$$f_1(A, B, C) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\cdot 1 + AB\bar{C}$$

1      2      (4,5)      C

$$f_1(A, B, C) = \sum m(1, 2, 4, 5, 6)$$

5Q) Find the function  $f_2(A, B, C)$  realised by given 4x1 multiplexer model (b)



Q1:

B	A	f <sub>2</sub>
0	0	(C)
0	1	(C̄)
1	0	(1)
1	1	(C̄)

$$\begin{matrix} 001 \\ 100 \end{matrix} \rightarrow 1$$

$$\begin{matrix} 100 \\ 101 \end{matrix} \rightarrow 0$$

$$f_2(A, B, C) = \sum m(1, 2, 3, 4, 6)$$

$$\begin{matrix} 010 \\ 011 \\ 110 \end{matrix} \rightarrow \{2, 3\}$$


$$\begin{matrix} 110 \\ 111 \end{matrix} \rightarrow 0$$

$$f_2(A, B, C) = \bar{A}\bar{B}C + A\bar{B}C + \bar{A}B\cdot 1 + A\bar{B}\bar{C}$$

1      4      (2,3)      C

$$f_2(A, B, C) = \sum m(1, 2, 3, 4, 6)$$

Q8) The output of given mux. equals to?



$$f(A, B, C) = A\bar{B}\bar{C} + \bar{A}\bar{B}C + BC\cdot 1$$

$$f = A\bar{B}\bar{C} + \bar{A}\bar{B}C + BC(A + \bar{A})$$

$$f = A\bar{B}\bar{C} + \bar{A}\bar{B}C + BC\bar{A} + BC\bar{A} \quad @$$

100	001	110	010
-----	-----	-----	-----

$$f(A, B, C) = \sum m(1, 2, 4, 6)$$

A)  $f(A, B, C) = \sum m(1, 2, 4, 6)$

B)  $f(A, B, C) = \sum m(1, 3, 5)$

C)  $f(A, B, C) = \sum m(2, 4, 5, 6)$

D)  $f(A, B, C) = \sum m(1, 3, 5)$

B	C	f
0	0	A ✓
0	1	$\bar{A}$ ✓
1	0	1 ✓
0	0	0

Q9) Find  $f_3(C, B, A)$  from 'sa' diagram?

$$f_3(C, B, A) = \underset{4}{C \cdot \bar{B} \cdot \bar{A}} + \underset{1}{\bar{C} \cdot \bar{B} \cdot A} + \underset{0, 6}{1 \cdot B \cdot \bar{A}} + \underset{3}{\bar{C} \cdot B \cdot A} \quad . \quad 3^{\vee}$$

$$f_3(C, B, A) = \sum m(1, 2, 3, 4, 6)$$

S <sub>1</sub>	S <sub>0</sub>	f
1	1	B
0	0	A
1	0	$\bar{A}$
0	1	1
2	1	0
2	0	0
3	1	1
3	0	0
4	1	1
4	0	0
5	1	0
5	0	1
6	1	1
6	0	0
7	1	0
7	0	1

→

		AB	00	01	11	10
		C	0	1	0	1
0	0	1	0	2	6	4
0	1	1	1	3	7	5
1	0	1	1	-	0	1
1	1	1	1	-	0	1

		CB	00	01	11	10
		A	0	0	0	0
0	0	1	0	2	6	4
0	1	1	1	3	7	5
1	0	1	1	-	0	1
1	1	1	1	-	0	1

$$f_3(A, B, C) = \bar{A}C + \bar{B}\bar{C}$$


$$= \sum m(0, 1, 3, 4)$$

$$f_3(C, B, A) = A\bar{B} + \bar{A}\bar{B}$$

$$= \sum m(0, 1, 3, 4)$$

→ Looking the order of variable is different / changing then minterms same but function change.

Q10) Find the function  $f_4(A, B, C)$  realized by given 4x1 multiplexor.




$\Sigma$	$S_1$	$S_0$	$F$
0	0	0	B
0	1	0	$\bar{B}$
1	0	0	1
1	1	0	B

$$f_4(A, B, C) = \Sigma m(1, 2, 3, 4, 5)$$

$$\begin{aligned} f_4(A, B, C) &= \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C \\ &\quad (2) \quad (4) \quad (1) \quad (5) \\ &\quad (3+1) \end{aligned}$$

Q2) find  $f_5(A, B, C)$

Model ②




$$f_5(A, B, C) = \bar{A}\bar{B}(B) + A\bar{B}(\bar{B}) + \bar{A}B(z) + A\bar{z}(\bar{B})$$

$$f = \bar{A}BC + A\bar{B}C + \bar{A}\bar{C} + A\bar{B}\bar{C}$$

$$f = \Sigma m(0, 2, 3, 4, 5)$$

Q3) Find the function  $f_6(w, x, y, z)$  realized by the given 4x1 mux.



(i) → no. of variables → 4

(ii) → no. of selected lines → 2

$$n-m = 4-2 = 2 \text{ we can use } n$$

$$0 \rightarrow D_0 = \bar{w} \checkmark$$

$$0 \rightarrow D_1 = w\bar{y} + \bar{w}y = w\Theta y \checkmark$$

$$1 \rightarrow D_2 = \bar{w}y \checkmark$$

$$1 \rightarrow D_3 = w + \bar{y} \checkmark$$

if's on 2 root gates + 2 inputs

are used from below

conclusions

$$f_6(w, x, y, z) = \bar{x}\bar{z}(\bar{w}) + \bar{x}\bar{z}[w\Theta y] + \bar{x}\bar{z}(\bar{w}y) + xz(w + \bar{y})$$

$$w\cdot\bar{y} + \bar{w}y$$

$$f = \bar{w}\bar{x}\bar{y} + w\cdot x\cdot \bar{y}\bar{z} + \bar{w}x\cdot y\bar{z} + \bar{w}\bar{x}yz + wz\bar{y} + x\bar{y}z$$

$$f_w(x,y,z) = \Sigma m(0,2,3,5,6,12,13,15)$$

conclusions:

a) 16x1 mux	$m=4$	$(n-m)=0$	no logic gate
b) 8x1 mux	$m=3$	$(n-m)=1$	NOT Gate $\rightarrow \textcircled{1}$
c) 4x1 mux	$m=2$	$(n-m)=2$	2 I/P gates, NOT gates $\Rightarrow f_w$ . + max '2' no. of gates
d) 2x1 mux	$m=1$	$(n-m)=3$	2 Level ckt

Q) Realize the given boolean function  $f(A,B,C,D) = \Sigma m(0,2,3,4,7,8,10,11,14)$


using a) 16x1 mux

b) 8x1 mux

c) 4x1 mux

Sol:

a) 16x1 mux




16x1 mux  $m=4 \Rightarrow n-m=0$  so that no logic gates are used

$n=4$

where as  $\textcircled{1} \rightarrow \text{no. of variables}$

$\textcircled{2} \rightarrow \text{no. of selected lines}$

Q9



→ Above diagram based on below table

① Truth table:

D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	A	B	C	D	f	
S <sub>2</sub>	↑	↑	↑	↓		
D <sub>0</sub> { 0 }	0	0	0	0	1	{ } $\bar{0}$
D <sub>1</sub> { 1 }	0	0	0	1	0	{ } 1
D <sub>2</sub> { 2 }	0	0	1	0	1	{ } $\bar{0}$
D <sub>3</sub> { 3 }	0	0	1	1	1	{ } 0
D <sub>4</sub> { 4 }	0	1	0	0	1	{ } $\bar{0}$
D <sub>5</sub> { 5 }	0	1	0	1	0	{ } 1
D <sub>6</sub> { 6 }	0	1	1	0	0	{ } 0
D <sub>7</sub> { 7 }	0	1	1	1	1	{ } 1
D <sub>8</sub> { 8 }	1	0	0	0	1	{ } $\bar{0}$
D <sub>9</sub> { 9 }	1	0	0	1	0	{ } 1
D <sub>10</sub> { 10 }	1	0	1	0	1	{ } 1
D <sub>11</sub> { 11 }	1	0	1	1	1	{ } 1
D <sub>12</sub> { 12 }	1	1	0	0	0	{ } 0
D <sub>13</sub> { 13 }	1	1	0	1	0	{ } 0
D <sub>14</sub> { 14 }	1	1	1	0	1	{ } $\bar{0}$
D <sub>15</sub> { 15 }	1	1	1	1	0	{ } 0

② If we want for



$0 \quad 1 \quad 1$	$\rightarrow D_3$	$\begin{cases} B=0 \rightarrow 3 \\ B=1 \rightarrow 7 \end{cases}$
$1 \quad 0 \quad 0$	$\rightarrow D_4$	$\begin{cases} B=0 \rightarrow 3 \\ B=1 \rightarrow 12 \end{cases}$
$1 \quad 0 \quad 1$	$\rightarrow D_5$	$\begin{cases} B=0 \rightarrow 9 \\ B=1 \rightarrow 13 \end{cases}$

$$D_3(3,7) \rightarrow 1$$

$$D_4(3,12) \rightarrow \bar{B}$$

$$D_5(9,13) \rightarrow \bar{B}$$

Method ②



	$L_0$ 000	$L_1$ 001	$L_2$ 010	$L_3$ 011	$L_4$ 100	$L_5$ 101	$L_6$ 110	$L_7$ 111
$\bar{D} \rightarrow 0$	0	2	4	6	8	10	12	14
$D \rightarrow 1$	1	3	5	7	9	11	13	15
	$\bar{D}$	1	$\bar{D}$	D	$\bar{D}$	1	0	$\bar{D}$

→ Every intersection of row and column's are ip's. after that identify the min terms.

$$\bar{D} + D = 1$$

→ To find the function terms of 4<sup>th</sup> variable.

Q) Realize the given boolean function  $f(A,B,C,D) = \sum m(0,2,3,4,7,8,10,11,14)$

using 8x1 mux , while connecting D,A and 'C' variables to the select lines

$S_2\ S_1\ S_0$  of multiplication.

$\bar{S}_2$	$S_2$	$S_1$	$S_0$					
$\bar{D}$	A	C		$D_0$	$D_1$	$D_2$	$D_3$	$D_4$
0	0	0	0	000	001	010	011	100
$\bar{B}$	0	0	0	0	1	0	1	1
$B$	1	1	1	1	0	1	0	0
				0	1	0	1	0
				1	$\bar{B}$	$\bar{B}$	1	$\bar{B}$

$$E: \sum D_{14} - D_5$$

$$101 \downarrow$$

$$ACD$$


$$011$$

$$ABCD$$

$$\downarrow$$

$$0011 - (3)$$

$$0111 - (7)$$





$$n=4$$

$n-m = 1 \rightarrow$  one not gate required.

$$m=3$$

38) By using 4x1 mux for above boolean function - selected lines given below in figure

$$f(A, B, C, D) = \sum m(0, 2, 3, 4, 7, 8, 10, 11, 14)$$



1st method

Truth Table:

SOP D/N	A	B	C	D	O/P' S(A'B'C'D)
0	0	0	0	0	1✓
1	0	0	0	1	0✗
2	0	0	1	0	1✓
3	0	0	1	1	1✓
4	0	1	0	0	1✓
5	0	1	0	1	0✗
6	0	1	1	0	0✗
7	0	1	1	1	1✓
8	1	0	0	0	1✓
9	1	0	0	1	0✗
10	1	0	1	0	1✓
11	1	0	1	1	1✓
12	1	1	0	0	0✗
13	1	1	0	1	0✗
14	1	1	1	0	1✓
15	1	1	1	1	0✗

$$\bar{C}\bar{D} + C\bar{D} + CD \quad (0, 2, 3) \checkmark$$

$$\bar{B}(C+\bar{C}) + C\bar{D}$$

$$(\bar{B}+C) \checkmark$$

$$\bar{C}\bar{D} + CD \quad (4, 7) \checkmark$$

$$(C\bar{D}) \checkmark$$

$$\bar{C}\bar{D} + C\bar{D} + CD \quad (8, 10, 11) \checkmark$$

$$(C+\bar{D}) \checkmark$$

$$(CD) \checkmark \quad (14) \checkmark$$

2nd method:

$\begin{matrix} S_1 \\ S_0 \\ \uparrow \\ A \\ B \end{matrix}$

	(D <sub>0</sub> ) 00	(D <sub>1</sub> ) 01	(D <sub>2</sub> ) 10	(D <sub>3</sub> ) 11	
$\bar{C}\bar{D} \rightarrow 00$	0	4	8	12	
$\bar{C}D \rightarrow 01$	1	5	9	13	
$C\bar{D} \rightarrow 10$	2	6	10	14	
$CD \rightarrow 11$	3	7	11	15	
	$\bar{B}+C$	$C\bar{D}$	$C+\bar{D}$	$\bar{C}\bar{D}$	


4(a) Realize the given boolean function  $f(A, B, C, D)$  using  $4 \times 1$  mux while connecting 'C' and 'A' variables to the select lines  $S_1 + S_0$  resp.

$$f(A, B, C, D) = \sum m(0, 2, 3, 4, 7, 8, 10, 11, 14)$$

SOP:

$\bar{B}D$	$I_0$ 00	$I_1$ 01	$I_2$ 10	$I_3$ 11
$\bar{B}\bar{D} \rightarrow 00$	0	8	2	10
$\bar{B}D \rightarrow 01$	1	9	3	11
$B\bar{D} \rightarrow 10$	4	12	6	14
$BD \rightarrow 11$	5	13	7	15


CA	A $\oplus$ C $\oplus$ B
00	1 0 0 0 ①
01	0 0 1 0 ②
10	0 0 0 1 ③
11	1 0 0 1 ④
	0 0 1 1 ⑤
	1 0 1 1 ⑥




5(a) by using  $2 \times 1$  mux  $f = \sum m(0, 2, 3, 4, 7, 8, 10, 11, 14)$

SOP:


$S_1 P$	$A \quad B \quad C \quad D$	$f_{SOP}$
0	0 0 0 0	1
1	0 0 0 1	0
2	0 0 1 0	0
3	0 0 1 1	1
4	0 1 0 0	1
5	0 1 0 1	0
6	0 1 1 0	0
7	0 1 1 1	1
<hr/>		
8	1 0 0 0	1
9	1 0 0 1	0
10	1 0 1 0	1
11	1 0 1 1	1
12	1 1 0 0	0
13	1 1 0 1	0
14	1 1 1 0	1
15	1 1 1 1	0



$$f_1 = \overline{C}\overline{D} + \overline{B}\overline{D} + B\overline{D} + \overline{C}B$$



$$f_2 = \overline{C}\overline{D} + B\overline{D} + \overline{C}B$$



$\Rightarrow$  i)  $n-m=0 \rightarrow$  no need of any logic gate

ii)  $n-m=1 \rightarrow$  at maximum ① NOT gate

iii)  $n-m=2 \rightarrow$  need ②  $\frac{1}{2}p$  logic gates and also need ② NOT gates.

iv)  $n-m=3 \rightarrow$  need ③ level circuits

complexity increase


Q) The given logic circuit is realised by using TTL logic family IC's. where  $x_0, x_1, \dots, x_7$  are data  $\frac{1}{2}p$  lines of  $8 \times 1$  mux and  $s_2, s_1, s_0$  are "select"  $\frac{1}{2}p$  lines of mux. The function 'Y' implemented by the mux is.

a) Indeterminate

b)  $A(B \oplus C) + A'(B \oplus C)$

c)  $\bar{A}[(A \oplus C)] \oplus A(\bar{B} \oplus C)$

d)  $B \oplus C$



→ TTL IC's can implement any open I/O taken by floating I/O like logic ①

open I/O

TTL } → '1'  
OTL }

ECL → '0'

$$f = B \oplus C \quad \checkmark$$

2003-ECE-Gate  
Q)

By using only 4x1 mux, it is possible to realize

a) Any ③ variable function;  $(n-m) = 1$  not gate used

b) only ② variable function;  $n-2 = 0$  needed gate

c) Any ② & ③ variable function;  $x$

Ans few ③ variable function;  $(3-2) = 1$

Ex:  $f(A, B, C) = \sum m(1, 2, 4, 5, 7)$

		00	01	10	11
		0	2	4	6
		1	①	3	⑤
S <sub>1</sub>	S <sub>0</sub>				
A	B				
C		0	1	0	1

(i)

conventional question in IES

Boolean Function implementation by using mux:

\* → For implementing any Boolean function of n-variables with a  $2^{n-1} : 1$  mux;

procedure:


fun. init

01. Express the sum of minterms form.

02. In the ordered sequence of ② variables, connect the  $(n-1)$  variables

to the select line and the single highest order position variable to the I/O line with complemented or uncomplemented form including ② and ①.

I/O	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y = B ⊕ C
X <sub>4</sub>	1	0	0	0
X <sub>5</sub>	1	0	1	1
X <sub>6</sub>	1	1	0	1
X <sub>7</sub>	1	1	1	0



Note: All three variable boolean equation can be implemented by using 8x1 mux with out using any extra gate. At the same time some but not all 3-variable boolean equations can be implemented by using 4x1 mux with out using any extra gate.

Q3. List the i/p's of mux call the minterms) in 2 rows. The 1<sup>st</sup> row lists all those minterms whose single variable is complemented and 2<sup>nd</sup> row with uncomplemented form.

Q4. Circle all the minterms of the function and inspect each of column separately.


Q5. If 2 minterms in a column are not circled, apply '0' to the corresponding mux i/p.

Q6. If 2 minterms are circled, apply '1' to the corresponding mux i/p.

Q7. If the one minterm is circled (either upper row or lower row) then its front value is the corresponding mux i/p.

Q8) Find o/p of mux given below.

IE-OBV



a) A

b)  $\bar{A}B$

c) B

d)  $A\bar{B} + \bar{A}B$

$$\text{Sol: } f = \bar{A}B + AB = B(A + \bar{A}) = B$$

Q9) The Boolean function  $f(A, B, C) = \pi(0, 2, 4, 7)$  is to be implemented using 4x1 multiplexer shown in figure. Which one of the following choices.

Q10) I/P's to multiplexer will realize the Boolean function?

(STD-09)

a)  $(I_0, I_1, I_2, I_3, S_1, S_0) = (1, 0, \bar{A}, A, C, B)$

b)  $(I_0, I_1, I_2, I_3, S_1, S_0) = (1, 0, \bar{A}, A, B, C)$

c)  $(I_0, I_1, I_2, I_3, S_1, S_0) = (0, 1, \bar{A}, A, C, B)$

d)  $(I_0, I_1, I_2, I_3, S_1, S_0) = (0, 1, A, \bar{A}, B, C)$

Ans:

$$f(A, B, C) = \pi(0, 2, 4, 7)$$

$n=3 \rightarrow$  required muxer is  $\rightarrow 2^{n-1} : 1$

$\rightarrow 2^{3-1} : 1$



$\rightarrow (4:1 \text{ mux})$  ✓

$$F(A, B, C) = \pi(0, 2, 4, 7)$$

$$F = \sum m(1, 3, 5, 6)$$

Truth Table:

minterm	A	B	C	F
0	0	0	0	0
1	0	0	1	1 ✓
2	0	1	0	0
3	0	1	1	1 ✓
4	1	0	0	0
5	1	0	1	1 ✓
6	1	1	0	1 ✓
7	1	1	1	0




$$\text{So, } (I_0, I_1, I_2, I_3, S_1, S_0) = (0, 1, A, \bar{A}, B, C)$$


## DE MUX: (DE-MUX)

- A Demultiplexer is a combinational circuit that receives information on a single I/p and transmits this on  $2^n$  possible O/p lines.
- The selection of a specific O/p line is controlled by the bit values of "n" selection lines.
- A "Decoder" with an enable I/p can function as a demultiplexer.
- It is also known as "Data Distributor".
- It is used as to perform the reverse operation of mux

single I/p — many O/p



alt:




selection lines/controlled lines.

- The purpose of selection line is selected the o/p line ✓

### Types

- 1 to 2 demux
- 1 to 4 demux
- 1x10 demux
- 1x8 demux
- 1x16 demux

### 1:2 demux:




$$\begin{aligned} D_0 &= SE \\ D_1 &= SE \end{aligned}$$

S	D <sub>1</sub>	D <sub>0</sub>
0	0	E
1	E	0

ii)  $1 \times 4$  Demux:


a) Circuit diagram:



b) Truth table:

$S_1$	$S_0$	D/P	$D_3$	$D_2$	$D_1$	$D_0$
0	0	$D_0 = \bar{S}_1 \bar{S}_0 E$	0	0	0	(E)
0	1	$D_1 = S_1 S_0 E$	0	0	(E)	0
1	0	$D_2 = S_1 \bar{S}_0 E$	0	(E)	0	0
1	1	$D_3 = S_1 S_0 E$	(E)	0	0	0

c) Logic diagram:



Given demux	To be implemented demux	Required no. of demux
1:2	1:4	$1+2 = 3$
1:2	1:8	$1+2+4 = 7$
1:2	1:16	$1+2+4+8 = 15$
1:8	1:64	$1+2+4+8+16+32 = 63$
1:4	1:16	$1+4 = 5$ ✓

IE-06

Q) What is the number of select lines required in a single ip and 'n' o/p DEMUX.

Sol: Let no. of select lines required =  $m$

$$n = 2^m$$

a) 2


b)  $n$

c)  $\log_2^n$

d) 3

$$\log_2^n = \log_2^{2^m}$$

\*  $m = \log_2^n$  ✓



## Decoders:

Decoder is a combinational circuit, it will convert the code from one form to another form.

→ many i/p's — many o/p's


→ If the n-bit decoded information has unused @ don't care combinations, the decoder o/p will have less than  $2^n$  o/p's

i.e. if  $m =$  total number of i/p lines &

$n =$  total number of o/p lines.

then

$$m \leq 2^n$$



## Decoders

$$2^m \geq n$$

a. 1 to 2 line decoder


b. 2x4 line decoder / Bmca to nibble decoder

c. 3:8 line decoder / Binary to octal decoder

d. 4x10 line decoder / BCD to decimal

e. 4x16 line decoder / Binary to Hexadecimal


## 2 to 4 Decoder:



Truth Table:


E	B <sub>0</sub>	B <sub>1</sub>	%P	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
1	x	x		1	1	1	1
0	0	0		0	1	1	1
0	0	1		1	0	1	1
0	1	0		1	1	0	1
0	1	1		1	1	1	0

Logic diagram:



Another representation:

2 to 4 decoder:




→ If we want to realize the decoder using OR gates, we need to read the o/p in the reverse order

Truth table:

$G_1$	$G_0$	D
0	0	$D_0 = (G_1 + G_0)$
0	1	$D_1 = (G_1 + \bar{G}_0)$
1	0	$D_2 = (\bar{G}_1 + G_0)$
1	1	$D_3 = (\bar{G}_1 + \bar{G}_0)$

→ whenever the primary terms are product — AND, NAND

→ whenever the primary terms are sum — NOR, OR




→ Decoder is possible to realize Active Low o/p's either using NAND @ OR gate.

→ Decoder is possible to realize Active High o/p's either using NOR @ AND gate.

product	A-H	A-L
product	AND	NAND
sum	NOR	OR

→ In logic diagram the AND/NAND o/p's are connected to the LEDs, it is represented below.





## Applications of Decoder/Demux:

- It is possible to use to convert serial data to parallel form.
- Decoder is used in memory mapping circuits to minimize the no. of address lines.
- It is possible to use to realize the boolean functions.

∴ To realize the boolean function by using decoder no. i/p lines of the encoder must be same as the no. of variables in the given function (decoder must be complete decoder i.e.  $2^m = n$ ) and msb variable must be connected to msb i/p line of the decoder and so on lsb variable must be connected to lsb i/p line of the decoder.

Q) To realize the function  $f_1(A, B) = \sum m(0, 2, 3)$


Ans:



A	B	D/P
0	0	$D_0 = \overline{B}_1 \overline{B}_0$
0	1	$D_1 = \overline{B}_1 B_0$
1	0	$D_2 = B_1 \overline{B}_0$
1	1	$D_3 = B_1 B_0$

max term - AL  
① Level AND-OR ✓ Similar way OR-AND realization


$$f_1(A, B) = 0$$



→ 2 level NAND-NAND - representations✓

$$2) f_2(A, B) = \sum m(1, 3)$$

My way NOR-NOR for maxterm (A+B) f(A, B) = 0.



3Q) By using decoder it is possible to realize

a) more than one function

b) multi op circuit

Sol:

a)  $f_1(A, B, C) \rightarrow 3 \text{ to } 8 \text{ decoder}$

$f_2(x, y, z)$   $\times$  does not satisfy

②

$f_2(c, b, a)$

③

$f_2(a, b, c, d)$

b) full adder, subtractor

i.e. it gives multi op

we can realise these ckt's with decoder✓

4Q) Design and Realise BCD to 7-segment decoder to drive a bit

a) common cathode 7-segment display

b) common anode 7-segment display


Sol:

BCD-to-7 segment Decoder/Drivers:

→ It is used to take a 4-bit BCD i/p and provide the o/p's that will pass current through the appropriate segments to display the decimal digit.

decimal digit.





Truth Table:

Decimal digit	I/P				O/P						
	A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	0	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	0	0	1	1	1

common cathode:

$$a(ABCD) = \Sigma m(0, 2, 3, 5, 6, 7, 8, 9) + d(10, 15) \rightarrow ①$$

$$b(A, BCD) = \Sigma m(0, 2, 3, 4, 7, 8, 9) + d(5, 10, 16, 15) \rightarrow ②$$

common anode:

$$a(A, BCD) = \Sigma m(1, 4) + d(10, 11, 12, 13, 14, 15) \rightarrow ①$$

$$b(A, BCD) = \Sigma m(5, 6) + d(10, 11, 12, 13, 14, 15) \rightarrow ②$$

→ After using k-maps the simplified minimum boolean expression are given by.

$$a = \bar{B}\bar{D} + BD + CD + A$$

$$b = \bar{B} + \bar{C}\bar{D} + CD$$

$$c = B + \bar{C} + D = \overline{BC\bar{D}}$$

$$d = \bar{B}\bar{D} + C\bar{D} + \bar{B}C + B\bar{C}D$$

$$e = \bar{B}\bar{D} + C\bar{D}$$

$$f = A + \bar{E}\bar{D} + B\bar{C} + B\bar{D}$$

$$g = A + B\bar{C} + \bar{B}C + C\bar{D}$$

→ The op's of display has AND-OR logic, so it can be implemented by "24" NAND-gates.


#### G-09 Statement and linked answer question:

Two products are sold from a vending machine, which has two push buttons  $P_1$  and  $P_2$ . When a button is pressed, the price of the corresponding product is displayed in a 7-segment display.

If no buttons are pressed, '0' is displayed, signifying 'Rs. 0'

If only  $P_1$  is pressed, '2' is displayed, signifying 'Rs. 2'. If only  $P_2$  is pressed, '5' is displayed, signifying 'Rs. 5'. If both  $P_1$  and  $P_2$  are pressed

'E' is displayed, signifying 'Euro'. The names of the segments in the 7-segment display, and the glow of the display for '0', '2', '5' & 'E' are shown below?



Consider

i) Push button pressed/not pressed is equivalent to logic % respectively

ii) A segment glowing/not glowing in the display is equivalent to

logic 1/0 respectively.

A) If segments @ to ⑨ are considered as functions of  $P_1$  and  $P_2$  then which of the following is correct?

a)  $g = \bar{P}_1 + P_2, d = c + e$

b)  $g = P_1 + P_2, d = c + e$


c)  $g = \bar{P}_1 + P_2, e = b + c$

d)  $g = P_1 + P_2, e = b + c$

Sol: we have 2 i/p variables here as  $P_1$  &  $P_2$ . firstly we draw a truth table according to question.

I/p's		O/p's						
$P_1$	$P_2$	a	b	c	d	e	f	g
0	0	1	1	1	1	1	0	→ display '0'
0	1	1	0	1	1	0	1	→ display '5'
1	0	1	1	0	1	1	0	→ display '2'
1	1	1	0	0	1	1	1	→ display 'E'

K-map for ⑨:



$$g = P_1 + P_2$$

also, we have

$$\rightarrow a = 1$$

$$\rightarrow b = \bar{P}_2$$

$$\rightarrow c = \bar{P}_1$$

$$\rightarrow d = 1$$

$$\rightarrow e = P_1 + \bar{P}_2$$

$$\rightarrow f = \bar{P}_1 + P_2$$

∴ since  $e \neq b + c$

but  $d = c + e$

$$d = P_1 + \bar{P}_2 + \bar{P}_1$$

$$d = 1 + \bar{P}_2$$

$$d = 1$$

$$g = P_1 + P_2 \Rightarrow d = c + e$$

B) what will be the minimum numbers of NOT gates and 2-i/p OR gates required to design the logic of the driver for this 7-segment display?

a) 3 NOT & 4 OR

sol: minimum no. of NOT-gates required = ②

b) 2 NOT & 4 OR


minimum no. of OR-gates required = ③

c) 1 NOT & 3 OR

d) 2 NOT & 3 OR

IE-08(EE)

\* A 3 to 8 decoder is shown below.



All the O/P lines of the chip will be high, when all the I/P's 1, 2 & 3.

a) are high; and  $G_1, G_2$  are low

b) are high; and  $G_1$  is low,  $G_2$  is High

c) are high; and  $G_1, G_2$  are high


d) are high; and  $G_1$  is high,  $G_2$  is low.

→ ~~my 2x4~~ ~~3x8~~ Line decoder acts like as ~~1:8~~ Demux and vice versa.

→ To implement a F.A/F.S, we required a ~~3x8~~ ~~2x4~~ Line decoder and ~~H.A/H.S~~ 2-OR-gate.

Since, we know a 3-i/p ( $A, B, C$ ) F.A has sum =  $\Sigma m(1, 2, 4)$  and

carry =  $\Sigma m(3, 5, 6, 7)$ . So circuit is below represents.



\*

Given Decoder

To be implemented

Decoder

Required no. of  
decoder.

Q1.  $2 \times 4$

$4 \times 16$

$$1+4 = 5 \checkmark$$

Q2.  $2 \times 4$

$3 \times 8$

$2+1$  NOT gate

Q3.  $4 \times 16$

$8 \times 256$

$$1+16 = 17 \checkmark$$

3Q) Realize  $16 \times 1$  mux using

a)  $8 \times 1$  mux


b)  $4 \times 1$  mux

Sol:

$$\text{No. of multiplexers required} = \frac{n_1}{n_2}$$

[At level ②]

$$\text{a) No. of mux required} = \frac{16}{8} = 2 \checkmark$$




A	Y
0	$y_1$
1	$y_2$

Enabled	Disabled
$mux_1 \checkmark$	$mux_2 \times$
$mux_1 \times$	$mux_2 \checkmark$

A	B	C	D	
$q_1$	0	0	0	$q_8 \checkmark$
$q_1$	1	1	1	$q_{15} \checkmark$

→ To have control on overall circuit, we are adding one  $2 \times 1$  mux at the  $q_8$  side.



→ We can perform 16x1 MUX operation by

a)  $8 \times 1$  MUX → 2NO, OR → 1NO.

b)  $8 \times 1$  MUX → 2NO,  $8 \times 1$  MUX → 1NO.

c)  $8 \times 1$  MUX → 3NO.

$8 \times 1$  MUX → 2x1 MUX.


$8 \times 1$  MUX → 2x1 MUX.

$8 \times 1$  MUX → 2x1 MUX.

b) No. of multiplexers required =  $16/4 = 4$ .

(At level 1)


$4 \times 1 \text{ mux} \Rightarrow 4 \text{ NO.}$





4a) A  $32 \times 1$  mux is having the select variables A, B, C, D and 'E', where 'A' is msb and so on 'E' is lsb, is to be realised using  $4 \times 1$  mux. Identify all the select variables A, B, C, D, 'E' are accommodated and how many no. of multiplexers are required.


Ans:

At level ④ no. of  $4 \times 1$  mux required =  $\frac{32}{4} = 8$






D, E  
Level - 1



B, C  
Level - 2




L-3  
A (msb)

total o/p

a)  $4 \times 1 \text{ mux} \rightarrow 1 \text{ NO.}; 2 \times 1 \text{ mux} \rightarrow 1 \text{ NO.}$




b)  $4 \times 1 \text{ mux} \rightarrow 1 \text{ NO.}$


Q) Realize  $4 \times 16$  decoder using  
 a)  $3 \times 8$  Decoder  
 b)  $2 \times 4$  Decoder



$\rightarrow$  No. of decoders required =  $n_1/n_2$   
 (at level 1)


a) No. of decoders required =  $16/8 = 2$  ✓








b) No. of decoders required =  $16/4 = 4$


gate - ④



(A, B)  
level ①



(C, D)  
level ②





### Encoder:

- The opposite of the "Decoding" process is called "Encoding" and is performed by a logic circuit called an "Encoder".
- An encoder has  $2^m$  i/p lines, only one of which is activated at a given time and produces an  $n$  bit o/p code, depending on which i/p is activated.

$m$ -i/p's —  $n$  o/p's.

∴ Here the i/p's are active-High, which means they are normally low.




$$\therefore 2^m \geq n$$

(m) → smallest possible integer

### Types of Encoders:

01. 4 to 2 Line Encoder (nibble to Binary)
02.  $8 \times 3$  Line Encoder (Octal to Binary)
03. 10 : 4 Line Encoder (Decimal to BCD)
04.  $16 \times 4$  Line Encoder (Hex-Decimal to Binary)

### Q3) 4 to 2 Line Encoder:




Truth table:

$B_3$	$D_2$	$D_1$	$D_0$	$B_1$	$B_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

$$B_1 = D_3 + D_2 \quad \checkmark$$


$$B_0 = D_3 + D_1 \quad \checkmark$$

Logic diagram:



→ We can design using  
clodes  
multim  
transistors

using diodes:



→ Encoder is used as interface b/w keyboard and C.P.U

### Priority Encoder: (Low priority):

→ This is the modified version of simple encoder which eliminates the draw back of encoder (When more than one ip is activated at a time)

→ A "Priority Encoder" includes the necessary logic to ensure that when 2 or more ip's are activated, the o/p code will correspond to the "Highest-number-ip"

D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>
0	0	0	1	0	0
0	0	1	x	0	1
0	1	x	x	1	0
1	x	x	x	1	1

$$B_1 = D_3 + \bar{D}_3 D_2$$

$$B_1 = D_3 + D_2$$

0      1      = 1 ✓

$$B_0 = D_3 + \bar{D}_3 \bar{D}_2 D_1$$

$$B_0 = D_3 + \bar{D}_2 D_1$$

0      0      = 0 ✓


### i) High priority:

D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>
x	x	x	1	0	0
x	x	1	0	0	1
x	1	0	0	1	0
1	0	0	0	1	1

## ② Octal-to-Binary Encoder: (8 to 3)

i.e. 8-line to 3-line Encoder

→ 8x3 encoder with active low  $y_p$ 's



Truth Table:

Y <sub>p</sub> 's								Y <sub>p</sub> 's		
A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	A <sub>7</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
x	1	1	1	1	1	1	1	0	0	0
x	0	1	1	1	1	1	1	0	0	1
x	1	0	1	1	1	1	1	0	1	0
x	1	1	0	1	1	1	1	0	1	1
x	1	1	1	0	1	1	1	1	0	0
x	1	1	1	1	0	1	1	1	0	0
x	1	1	1	1	1	0	1	1	0	1
x	1	1	1	1	1	1	0	1	1	0

$$Q_0 = \bar{A}_1 + \bar{A}_3 + \bar{A}_5 + \bar{A}_7 \quad \checkmark$$

$$Q_1 = \bar{A}_2 + \bar{A}_3 + \bar{A}_6 + \bar{A}_7 \quad \checkmark$$

Problems

$$Q_2 = \bar{A}_4 + \bar{A}_5 + \bar{A}_6 + \bar{A}_7 \quad \checkmark$$

- Q2. The minimal function that can detect a "divisible by 3" 8421 BCD code digit (representation is D<sub>8</sub> D<sub>4</sub> D<sub>2</sub> D<sub>1</sub>) is given by:

$$a) D_8 D_1 + D_4 D_2 + \bar{D}_8 \bar{D}_2 D_1$$

$$b) D_8 D_1 + D_4 D_2 \bar{D}_1 + \bar{D}_4 D_2 D_1 + \bar{D}_8 \bar{D}_4 \bar{D}_2 \bar{D}_1$$


$$c) D_8 D_1 + D_4 D_2 + \bar{D}_8 \bar{D}_4 \bar{D}_2 \bar{D}_1$$

$$d) D_4 D_2 \bar{D}_1 + D_4 D_2 D_1 + \bar{D}_8 \bar{D}_4 D_2 D_1$$

Q1: BCD  $\rightarrow$  valid (10)  $\checkmark$

not valid (6)  $\checkmark$

D.NO.	D <sub>8</sub> D <sub>4</sub> D <sub>2</sub> D <sub>1</sub>	Y
0	0 0 0 0	1
1	0 0 0 1	0
2	0 0 1 0	0
3	0 0 1 1	1
4	0 1 0 0	0
5	0 1 0 1	0
6	0 1 1 0	1
7	0 1 1 1	0
8	1 0 0 0	0
9	1 0 0 1	1



$$Y = \bar{D}_8 \bar{D}_4 \bar{D}_2 \bar{D}_1 + \bar{D}_4 D_2 D_1 + D_4 D_2 \bar{D}_1 + D_8 D_1$$

02. A 2-bit binary multiplier can be implemented using.

a) 2 1/p ANDs only.

b) 2 1/p X-OR's & 4 1/p AND gates only.

c) <sup>TWO</sup> 2 1/p NORs and one X-NOR gate.

d) XOR gates and shift registers.

Q2:  $X = 10 \rightarrow ②$

$$Y = 01 \rightarrow ① = ②$$

1 0 — And operation

$$\begin{array}{r} 0 0 \\ 0 1 \\ \hline 0 1 0 \end{array} = ② \checkmark$$

→ EXOR operation

03. For the circuit shown in the following I<sub>0</sub>-I<sub>3</sub> are i/p's to the 4:1 multiplexer. R(msb) and S are control bits.


→ The 9/p ② can be represented by

a)  $PQ + P\bar{Q}S + \bar{P}\bar{Q}\bar{S}$

b)  $P\bar{Q} + P\bar{Q}\bar{R} + P\bar{Q}\bar{S}$

c)  $P\bar{Q}\bar{R} + \bar{P}QR + P\bar{Q}RS + \bar{P}\bar{Q}\bar{S}$

d)  $P\bar{Q}\bar{E} + P\bar{Q}R\bar{S} + P\bar{Q}\bar{R}\bar{S} + \bar{P}\bar{Q}\bar{S}$



Sol:  $(P+Q)$

$$I_0 = P + Q \quad 0 \quad 0 \quad \rightarrow \bar{R}\bar{S}(P+\bar{Q})$$

$$I_1 = P \quad 0 \quad 1 \quad \rightarrow \bar{R}S(P)$$

$$I_2 = P + Q \quad 1 \quad 0 \quad \rightarrow R\bar{S}(P+Q)$$

$$I_3 = P \quad 1 \quad 1 \quad \rightarrow RS(P) \quad Z = PQS + P\bar{Q}R\bar{S} + P\bar{Q}S + (P+Q)\bar{R}\bar{S}$$

$$Z = \sum m(0, 8, 9, 11, 12, 13, 14, 15)$$

$$\rightarrow \bar{R}\bar{S}P + \bar{R}\bar{S}\bar{Q} + \bar{R}SP + P\bar{S}PQ + R\bar{S}Q + P\bar{S}P$$

$$\rightarrow \bar{S}P + SP + \bar{R}\bar{S}\bar{Q} + P\bar{S}Q$$

$$\rightarrow \bar{S}P(\bar{R}+Q) + SP + \bar{R}\bar{S}\bar{Q}$$

$$\overbrace{\bar{S}P\bar{R} + \bar{S}PQ + SP + \bar{R}\bar{S}\bar{Q}}$$

$$P(\bar{S}\bar{R} + S) + \bar{S}PQ + \bar{R}\bar{S}\bar{Q}$$

$$P(S + \bar{R}) + \bar{S}PQ + \bar{R}\bar{S}\bar{Q}$$

$$\overbrace{PS + PR + \bar{S}PQ + \bar{R}\bar{S}\bar{Q}}$$

$$P(S+Q) + PR + \bar{R}\bar{S}\bar{Q}$$

$$PQ + PS + PR + \bar{R}\bar{S}\bar{Q}$$

$\bar{P}\bar{Q}$	$\bar{P}Q$	$P\bar{Q}$	$PQ$	$\bar{R}\bar{S}$	$\bar{R}S$	$RS$	$R\bar{S}$
0	1	1	0	0	1	3	2
4	5	6	7	1	2	4	5
12	13	14	15	1	1	1	1
8	9	10	11	1	1	1	1

$$Z = P\bar{Q} + P\bar{S} + \bar{Q}\bar{R}\bar{S}$$

conv:


04) The circuit diagram of a 2-bit A to D converter is shown in fig. The combinational logic is to be designed to provide a natural binary representation using  $D_1 \rightarrow D_0$  for the analog ip  $v_i$ .  $D_1$  is to be the most significant bit.

a) Draw the Karnaugh maps for  $D_1$  &  $D_0$  in terms of  $Q_1$ ,  $Q_0$  and  $v_i$

b) obtain the minimal sum of products expression for  $D_1 \rightarrow D_0$

c) realize the logic for  $D_1$  and  $D_0$  using 2-1/p NAND gates only

d) find the resolution of the A to D converter. (Q-B7 (8m))




Sol: For the combinational logic circuit ① and ② are obtained as follows

D.NO.	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	D <sub>1</sub>	D <sub>0</sub>
1	0	0	1	0	0
2	0	1	0	0	1
4	1	0	0	1	0


$$D_1(C_2, C_1, C_0) = \sum m(4)$$

$$D_0(C_2, C_1, C_0) = \sum m(2)$$

a) K-maps:



$$D_1 = C_2 \bar{C}_1 \bar{C}_0$$




$$D_2 = \bar{C}_2 C_1 \bar{C}_0$$

b) minimum sum of products expressions

$$D_1 = C_2 \bar{C}_1 \bar{C}_0$$

$$D_2 = \bar{C}_2 C_1 \bar{C}_0$$

c) logic NAND gates for  $D_1$  &  $D_0$



$$d) \text{ Resolution} = \frac{1}{2^{n-1}} = \frac{1}{2^2-1} = \frac{1}{3} = 0.33.$$

05) A chemical reactor has three sensors indicating the following conditions

i) pressure ( $P$ ) is low @ high.

ii) Temperature ( $T$ ) is low @ high.

iii) liquid levels ( $L$ ) is low @ high.

It has 2 controls - Heater ( $H$ ) which is either on @ off and an inlet ( $V$ ) which is open @ close. The controls are operated as per table.

a) Using the convention High = 1, Low = 0, on = 1, off = 0, open = 1 & closed = 0 draw the k-maps for  $H \oplus V$ .

b) obtain the minimal product of sums expressions for  $H \oplus V$

c) Realize the logic for  $H \oplus V$  using two 4-bit input mux with  $T$  &  $L$  as control i/p's. use  $T$  as msb

Sol: a) High = 1

Low = 0

ON = 1

OFF = 0

open = 1

closed = 0

I/P's			O/P's	
P	T	L	H	V
Low	Low	Low	off	open
Low	Low	High	on	closed
Low	High	Low	off	open
Low	High	High	on	closed
High	Low	Low	on	open
High	Low	High	on	closed
High	High	Low	off	closed
High	High	High	x	x

J/P'S			Q_P'S	
P	T	L	H	V
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	0
1	0	0	1	1
1	0	1	1	0
1	1	0	0	0
1	1	1	x	x

$\bar{P}$



	00	01	11	10
0	0	0	0	
1		0	x	

$$H = \bar{T}(P+L)$$

$\bar{P}$


	00	01	11	10
0			0	
1	0	0	x	0

$$V = \bar{L}(\bar{T} + \bar{P})$$




c) 4x1 mux to realise H & V

(H)



Ans

(V)



d) It is desired to generate the following three boolean functions

$$F_1 = abc + \bar{a}\bar{b}\bar{c} + bc$$

$$F_2 = ab\bar{c} + ab + \bar{a}\bar{b}c$$

$$F_3 = \bar{a}\bar{b}\bar{c} + abc + \bar{a}c$$

By using an OR gate array as shown in figure, where  $P_1$  to  $P_5$  are the product terms in one or more of the variables a, b, c, b, c.


write down the terms  $P_1, P_2, P_3, P_4, P_5$

Sol:  $F_1 = \bar{a}\bar{b}c + \bar{a}b\bar{c} + abc \rightarrow ①$

$$F_2 = a\bar{b}c + ab + \bar{a}b\bar{c} \rightarrow ②$$

$$F_3 = \bar{a}\bar{b}\bar{c} + abc + \bar{a}c \rightarrow ③$$

		$\bar{a}b$	$\bar{a}b$	$ab$	$a\bar{b}$
		0	1	2	3
$c$	0	1	1	1	1
	1	1	1	1	1



$F_1 = ac + \bar{a}b \rightarrow ④$

		$\bar{a}b$	$\bar{a}b$	$ab$	$a\bar{b}$
		0	1	2	3
$c$	0	1	1	1	1
	1	1	1	1	1

$$F_2 = b\bar{c} + ac \rightarrow ⑤$$

		$\bar{a}b$	$\bar{a}b$	$ab$	$a\bar{b}$
		0	1	2	3
$c$	0	1	1	1	1
	1	1	1	1	1

$$F_3 = bc + \bar{a}\bar{c} \rightarrow ⑥$$

from OR gate functions we

$$F_1 = P_1 + P_2 \rightarrow ⑦$$

$$F_2 = P_3 + P_4 \rightarrow ⑧$$

$$F_3 = P_4 + P_5 \rightarrow ⑨$$

compose I, II, III and d, b, c

then  $P_1 = \bar{a}b$

$$P_2 = ac$$

$$P_3 = b\bar{c}$$

If  $P_4 = bc$  then  $P_5 = \bar{a}\bar{c}$

If  $P_4 = \bar{b}\bar{c}$  then  $P_5 = bc$

G-T EE:

Q1. A 3-to-1-priority encoder has the following truth table z's indicate don't care conditions. Realize the logic using NAND gates and inverters.

$w_2$	$w_1$	$w_0$	$y_1$	$y_0$
0	0	0	0	0
0	0	1	0	0
0	1	x	1	0
1	x	x	1	1

Ex: 3/4 9/10 Parity Encoder.

	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$
$m_0$	0	0	0	0	0
$m_1$	0	0	1	0	0
$m_2 - m_3$	0	1	x	1	0
$m_4 - m_7$	1	x	x	1	1

(Y<sub>0</sub>)


	00	01	11	10
0	0	1	3	2
1	1	1	1	1

(Y<sub>1</sub>)

	00	01	11	10
0	0	1	3	2
1	1	1	1	1

$$Y_0 = w_2$$

$$Y_1 = w_2 + w_1$$



ii)  $w_2 \longrightarrow Y_0 \checkmark$

- Q8) Figure 4x1 mux to be used to implement the sum of a 1-bit full adder with i/p bits P & Q and the carry i/p Cn. Which of the following combinations of i/p's to I<sub>0</sub>, I<sub>1</sub>, I<sub>2</sub> & I<sub>3</sub> of the mux will realize the sum (S)?

a) I<sub>0</sub> = I<sub>1</sub> = Cn ; I<sub>2</sub> = I<sub>3</sub> =  $\bar{C}_n$


b) I<sub>0</sub> = I<sub>1</sub> =  $\bar{C}_n$  ; I<sub>2</sub> = I<sub>3</sub> = Cn

c) I<sub>0</sub> = I<sub>3</sub> = Cn ; I<sub>1</sub> = I<sub>2</sub> =  $\bar{C}_n$

d) I<sub>0</sub> = I<sub>3</sub> =  $\bar{C}_n$  ; I<sub>1</sub> = I<sub>2</sub> = Cn


Ans: For full adder, the sum of S is  $S(P, Q, C_n) = \sum m(1, 2, 4, 5)$

To implement this sum of minterms expression using 4x1 mux



	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{G}_n$	0	2	4	6
$G_n$	1	3	5	7

$C_m \quad \bar{C}_m \quad \bar{\bar{C}}_m \quad C_m$



Q9) A 3 line to 8 line decoder, with active low  $g_p$ 's is used to implement a 3-variable Boolean function as shown in figure.


→ The simplified form of Boolean fun  $F(A,B,C)$  implemented in "product of sum" form will be

a)  $(z + \bar{z}) \cdot (\bar{x} + \bar{y} + \bar{z}) \cdot (y + z)$

b)  $(\bar{x} + \bar{z})(x + y + \bar{z}) \cdot (\bar{y} + \bar{z})$

c)  $(\bar{x} + \bar{y} + \bar{z})(\bar{x} + y + z)(x + \bar{y} + z)(x + y + \bar{z})$

d)  $(\bar{x} + \bar{y} + \bar{z})(\bar{x} + y + \bar{z})(x + y + z)(x + \bar{y} + \bar{z})$



Sol: The Negative-OR gate = NAND gate

$$F(x,y,z) = \sum m(1,3,5,6)$$

$$F(x,y,z) = \pi M(0,2,4,7)$$

~~$y^2$~~


	00	01	11	10
0	0	1	3	0
1	0	5	7	6

$$F = (y+3)(\bar{x}+\bar{y}+\bar{z})(x+z)$$

## Parity Generators & checkers:

Parity Bit: In digital systems, when binary data is transmitted and processed, data may be subjected to noise so that such noise can alter 0's  $\xrightarrow{\text{to}}$  1's  
1's  $\xrightarrow{\text{to}}$  0's.

To detect the errors, we have to add the parity bit to the data code word. Now the msg containing the data bits along with Parity bit is transmitted from transmitter node to receiver node.



**01) Parity Generators:** A parity generator is a combinational logic circuit that generates the parity bit in the transmitter.

- In even parity, the added parity bit will make the total number of 1's even.
- In odd parity, the added parity bit will make the total number of 1's odd.

### Basic Principle:

The logic involved in the implementation of parity circuits is that sum of odd number of 1's is always "1".

sum of even number of 1's is always "0".

- For this detection and correction can be implemented by using "EX-OR & EX-NOR" gates.

### b) Even Parity Generator:

In even parity bit scheme, the parity bit is "0" if there are even number of 1's in the data stream. and the parity bit is "0" if there are odd number of 1's in the data stream.

3-bit msg			Even parity bit generator (P)
A	B	C	P
0	0	0	0
0	0	0	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

### K-map for Q:

		BC	
		00	01
		0	0
		1	1
		0	0
		1	1
		0	1
		1	0


$$P = \bar{A}BC + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$P = \bar{A}(B\bar{C} + B\bar{C}) + A(\bar{B}\bar{C} + B\bar{C})$$

$$P = \bar{A}(B \oplus C) + A(\bar{B} \oplus C)$$

$$P = A \oplus B \oplus C$$

### Even Parity Generator ckt:



$\{A, B, C\} \rightarrow 4\text{-bit even parity code.}$

## Odd parity generator:

The added parity bit will make the total number of 1's odd.

In odd parity bit scheme,

the parity bit is "1" if there are even number of 1's in the data stream

the parity bit is "0" if there are odd number of 1's in the data stream


3 bit msg			odd parity bit Generator (P)
A	B	C	
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

K-map for P:

		00	01	11	10
		0	1	3	2
		4	5	7	6
A	X	1	0	1	0
B	0	1	0	1	0
C	1	0	1	0	1

$$P = A \oplus (B \odot C)$$

## Odd parity Generator Circ:



for Even Parity Generator  $\rightarrow$  EX-OR


for Odd Parity Generator  $\rightarrow$  EX-OR & EX-NOR

Q2) Parity checker: A circuit that checks the parity in the Receiver  
is called parity checker.

→ For Even Parity checker → no. of 1's must always be even.

For odd Parity checker → no. of 1's must always be odd.

→ The Parity checker 'ckt' having ④ 1's



i) Even Parity checker: ④ bits are applied as 1's to the parity checker circuit which checks the possibility of error on the data. Since the data transmitted with even parity, four bits received at ckt must have an even number of 1's.

At receiver	PEC
Even no. of 1's	1 → no error.
odd no. of 1's	0 → Error occurred

4 bit RX msg				Parity Error Check
A	B	C	P	CP
0	0	0	0	0
1	0	0	1	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	0
8	1	0	0	1
9	1	0	0	1
10	1	0	1	0
11	1	0	1	0
12	1	1	0	1
13	1	1	0	0
14	1	1	1	1
15	1	1	1	0

K-map for  $C_P$ :

		AB	$C_P$			
		00	01	11	10	
		00	0	1	0	1
		01	4	5	1	6
		11	0	1	0	1
		10	8	9	11	10


$$C_P = PEC = \bar{A}\bar{B}[\bar{C}P + C\bar{P}] + \bar{A}B[\bar{C}\bar{P} + CP] + AB[\bar{C}P + C\bar{P}] + A\bar{B}[\bar{C}\bar{P} + CP]$$

$$C_P = \bar{A}\bar{B}[C \oplus P] + \bar{A}B[\bar{C} \oplus \bar{P}] + AB[C \oplus P] + A\bar{B}[\bar{C} \oplus \bar{P}]$$

$$C_P = [\bar{A}\bar{B} + AB][C \oplus P] + [\bar{A}B + A\bar{B}][\bar{C} \oplus \bar{P}]$$

$$C_P = [A \oplus B] \oplus [C \oplus P]$$

Logic circuit:



iii) Odd parity checker:

At RX	PEC ( $c_p$ )
Even no. of 1's	0 → Error occurred
Odd no. of 1's	1 → no error


4 bit Received msg				PEC
A	B	C	P	$c_p$
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

K-map for  $c_p$ :


		$c_p$				
		00	01	11	10	
		00	1 <sup>0</sup>	0 <sup>1</sup>	1 <sup>3</sup>	0 <sup>2</sup>
		01	0 <sup>4</sup>	1 <sup>5</sup>	0 <sup>7</sup>	1 <sup>6</sup>
		11	1 <sup>12</sup>	0 <sup>13</sup>	1 <sup>15</sup>	0 <sup>14</sup>
		10	0 <sup>8</sup>	1 <sup>9</sup>	0 <sup>11</sup>	1 <sup>10</sup>

$$PEC = c_p = (A \oplus B) \oplus (C \oplus P)$$

logic circuit:



\* Parity Generator / checker IC's:



array multiplier: An array multiplier is a combinational circuit that is used for the multiplication of two binary numbers by employing an array of full adders and half adders. This array is used for the nearly simultaneous addition of the various product terms involved.


→ To form the various product terms, an array of AND gates is used before the Adder array.

Ex: 2x2 array multiplication

It requires → ④ AND gates


② Adders required.

$$\begin{array}{l} A \rightarrow A_1 \quad A_0 \\ B \rightarrow B_1 \quad B_0 \end{array}$$



Hardware implementation:

for  $m \times n$  array multiplier:



Next of ② can be either half adder @ full adder with  $Q_n=0$ .

Delay: mxn bit multiplication:

Here  $T_A$  → AND gate propagation delay.


$T_C$  → carry propagation delay.


$T_S$  → sum propagation delay.

Then final product delay ( $T$ ),

$$\text{If } T_C > T_S \Rightarrow T = T_A + [(m-1) + (n-1)] \cdot T_C$$

$$T_C < T_S \Rightarrow T = T_A + (m-1)T_C + (n-1)T_S$$





( $4 \times 4$  matrix multiplication)