
Matricola: 209397

È stato chiesto di realizzare un sommatore a 16\_Bit con ritardo massimo=30ns.

Come prima cosa era la scelta del full\_adder.

## Circuito FA



Matricola: 209397

#### Descrizione in VDHL:


```
1 library IEEE;
 2 use IEEE.STD LOGIC_1164.ALL;
 30 entity FA IS
       Port (A, B, Cin: IN STD LOGIC;
 4
           Cout, S:OUT STD_LOGIC );
 5
 60 end ENTITY;
7 architecture CIRCUITO of FA is
 8 | SIGNAL P:STD LOGIC;
 9 SIGNAL x:STD LOGIC;
10 SIGNAL y:STD LOGIC;
11 begin
12 P<=A XOR B after 1ns;
13 S<=P XOR Cin after 1ns;
14 x \le (A NAND B) after 1 ns;
15 y<=(P NAND Cin)after 1 ns;
16 Cout <= x NAND y after 1 ns ;
17 end architecture;
```

Matricola: 209397

# Come seconda cosa era la scelta del multiplexer

## Multiplexer

## Multiplexer 2:1



Out = 
$$I_0.S_0 + I_1.S_0$$

Matricola: 209397

#### Descrizione in VDHL.

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
3
4 entity mux2_1 is
5 port(A,B,Sel : in STD_LOGIC;
6     Z: out STD_LOGIC);
7 end entity;
8
9 architecture RTL of mux2_1 is
10 begin
11 with Sel select
12 Z <= A after 1ns when '0',
13     B after 1ns when '1',
14     'X' when others;
15 end architecture;</pre>
```


## Il Ripple-Carry Adder

E' il sommatore più semplice e meno costoso: richiede meno porte logiche di

Matricola: 209397

## qualsiasi altro tipo di sommatore

Sommatore più lento.
Problema legato alla
propagazione del riporto: l'iesimo FA può generare il
risultato corretto solo
dopo avere ricevuto in ingresso il
riporto generato
dal precedente FA



Matricola: 209397

### Path critici:

per  $S_{n-1}$ : 1  $XOR+2 \cdot (n-1)NAND+1 XOR$ 

per c<sub>n</sub>: 1 xor+2·n NAND

facendo i calcoli tenendo in considerazione (AND2, OR2, XOR2, MUX2, etc.) pari ad 1ns. Il ritardo incrementa del 10% per ogni ingresso aggiuntivo (Es. AND3=1.1ns, XOR4=1.2ns):


S<sub>delay</sub>=32 ns

C<sub>delay</sub>=31 ns

Quindi sono all' di fuori della soglia, per risolvere questo problema posso utilizzare un carry\_select\_adder per velocizzare la somma

## Carry-Select Adder

Matricola: 209397



I blocchi RC, RC-Z e RC-U lavorano in parallelo

### Path critici:

per S<sub>15</sub>: 1 XOR+8 NAND+1 MUX

per c<sub>16</sub>: 1 XOR+8 NAND+1 MUX

Matricola: 209397

#### facendo i calcoli tenendo in considerazione (AND2, OR2, XOR2,

MUX2, etc.) pari ad 1ns. Il ritardo incrementa del 10% per ogni ingresso aggiuntivo (Es. AND3=1.1ns, XOR4=1.2ns):


S<sub>delay</sub>=25 ns.


C<sub>delay</sub>=26 ns.

Siamo nella soglia (30 ns).

Descrizione in VDHL.


```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 30 entity adder 16 is
4 Port (A,B:in std logic vector(15 downto 0);
5 Cin:in std logic;
 6 S:out std logic vector(15 downto 0);
 7 Cout:out std logic);
80 end adder 16;
100 architecture Behavioral of adder 16 is
119 component FA IS
       Port (A, B, Cin: IN STD_LOGIC;
13
           Cout,S:OUT STD LOGIC );
14¢ end component;
150 component mux2 1 is
16 port(A,B,Sel : in STD LOGIC;
17 Z: out STD_LOGIC);
                                                                            C_{12}
18 end component;
19 signal c:std logic vector(13 downto 0);
20 | signal cz,c1,Sz,S1:std logic vector(16 downto 12);
21 begin
22 c(0) <=Cin;
23 FA f1:for i in 0 to 11 generate
24 FA11:FA PORT MAP(A=>A(i),B=> B(i), Cin=>C(i), Cout=>C(i+1),S=>S(i));
25 end generate;
```






Matricola: 209397

### Ripple-carry a 12\_Bit



### Carry\_select\_adder a 4\_Bit



Matricola: 209397

#### Codice TestBench

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity tb adder16 is
 4 -- Port ();
 5 end tb adder16;
 69 architecture Behavioral of tb adder16 is
 7 ♥ COMPONENT adder 16 is
 8 Port (A,B:in std logic vector(15 downto 0);
 9 Cin:in std logic;
10 S:out std logic vector(15 downto 0);
11 Cout:out std logic);
12 END COMPONENT;
13 -- Inputs
14 signal A : std logic vector(15 downto 0) := (others => '0');
15 signal B : std_logic_vector(15 downto 0) := (others => '0');
16 signal Cin : std logic := '0';
17 -- Outputs
18 signal S : std_logic_vector(15 downto 0);
19 signal Cout : std logic;
20 BEGIN
21 uut: adder 16 PORT MAP (A=>A, B=>B, Cin=>Cin, S=>S, Cout=>Cout);
22 STIMOLI: process
23 begin
24 wait for 10 ns;
25 A <= "1111111111111111";
     B <= "111111111111111";
27 Cin <= '1';
28 wait for 29 ns;
29 A <= "111111111111111";
     B <= "000000000000001";
30
    Cin <= '0';
31
32 | wait for 29 ns;
33 A <= "0011000011110111";
     B <= "0100000101000001";
34
35 Cin <= '0';
36 wait for 29 ns;
37 A <= "0100010010110000";
38 B <= "000101111011110";
39 Cin <= '1';
```


```
wait for 29 ns;
40
41
       A <= "111111111111111";
       B <= "0000000000000001";
43
       Cin <= '1';
44
       wait for 29 ns;
45
       A <= "0011000011110111";
       B <= "0100000101000001";
46
       Cin <= '0';
47
48
       wait for 29 ns;
49
       A <= "00000000000001";
       B <= "001001100000111";
50
51
       Cin <= '0';
52
       wait for 29 ns;
       A <= "0011110010110011";
53
54
       B <= "1000111101011110";
55
       Cin <= '0';
       wait for 29 ns;
56
       A <= "0010000100100001";
57
       B <= "1111101000100111";
58
       Cin <= '0';
59
       wait for 29 ns;
60
61
       A <= "0001011100100011";
       B <= "0101101101101";
62
63
       Cin <= '0';
       wait for 29 ns;
64
65
       A <= "1011000110111001";
66
       B <= "1001011001011111";
       Cin <= '0';
67
       wait for 29 ns;
68
69
       A <= "0000001011001010";
       B <= "1000011011101011";
70
       Cin <= '1';
71
72
       wait for 29 ns;
73
       A <= "0011110110100000";
       B <= "110011100000010";
74
75
       Cin <= '1';
76
       wait for 29 ns;
77
       A <= "0100000111111000";
78
       B <= "0001001111100101";
79
       Cin <= '1';
```

```
wait for 29 ns;
 80
        A <= "1011111001111100";
 81
 82
        B <= "0100001101010111";
        Cin <= '1';
 83
 84
       wait for 29 ns;
 85
       A <= "1111000110000001";
        B <= "1010000100001110";
 86
 87
        Cin <= '1';
        wait for 29 ns;
 88
 89
       A <= "0111000111001011";
        B <= "1011000111010100";
 90
 91
       Cin <= '1';
 92
        wait for 29 ns;
       A <= "1011011101101010";
 93
        B <= "1100111100101110";
 94
 95
        Cin <= '1';
       wait for 29 ns;
 96
       A <= "111100100101111";
 97
 98
       B <= "0110010000100001";
 99
       Cin <= '0';
100
        wait for 29 ns;
        A <= "0111111101101100";
101
102
       B <= "0111000100001111";
103
        Cin <= '0';
        wait for 29 ns;
104
105
      A <= "0000111101111000";
106
107
       B <= "1100011111101100";
108
       Cin <= '0';
        wait for 29 ns;
109
110
111
       Cin <= '0';
112
        A <= "0011100001100111";
113
       B <= "1010101100100000";
       Cin <= '0';
114
115
       wait for 29 ns;
116
       A <= "1111111101000111";
117
       B <= "0110111101011100";
118
119
       Cin <= '0';
```

```
120
        wait for 29 ns;
121
       Cin <= '0';
       A <= "0011111101000001";
122
        B <= "1100100001100100";
123
124
       Cin <= '0';
       wait for 29 ns;
125
126
       A <= "1011011111000111";
       B <= "1000111101011011";
127
       Cin <= '0';
128
129
       wait for 29 ns;
        A <= "1001011010010100";
130
131
        B <= "0110001100101111";
132
      Cin <= '0';
133
       wait for 29 ns;
       A <= "11111111000100101";
134
        B <= "11111111110001010";
135
       Cin <= '0';
136
137 wait;
138 end process;
139 end Behavioral;
```

Matricola: 209397

### Simulazione:





Matricola: 209397

## Path critici:

