DIGITAL DESIGN

CS223

LAB-03 PRELIMINARY REPORT

NAME: MUHAMMAD ARHAM KHAN


BILKENT ID: 21701848

SECTION: 2

DATE: 6 NOV, 2018

TRAINING PACK: 47

CODE CONVERTER (DESIGN)



CODE CONVERTER – LED OUTPUT (.SV CODE)

MODULE:

```
module twoToOneMux(input logic in0, in1, s,
                           output logic out);
      assign out = s ? in1 : in0;
endmodule
module codeConverter( input logic a, b, c,
                        output logic[3:0] out);
      logic andBC;
      logic notA;
      logic notC;
      and and0 ( andBC, b, c);
      not not0(notA, a);
      not not1(notC, c);
      twoToOneMux mux0( 0, a, andBC, out[3]);
    twoToOneMux mux1( a, notA, andBC, out[2]);
       twoToOneMux mux2( c, notC, b, out[1]);
    assign out[0] = b;
endmodule
```

TESTBENCH:

```
module codeConverter_testb();
    logic a, b, c;
    logic[3:0] out;
    codeConverter conv( a, b, c, out);
    initial begin
        a=0; b=0; c=0; #10;
        c=1; #10;
        b=1; c=0; #10;
        c=1; #10;
        a=1; b=0; c=0; #10;
        c=1; #10;
        b=1; c=0; #10;
        c=1; #10;
        b=1; c=0; #10;
        c=1; #10;
        end
```

CODE CONVERTER – LED OUTPUT (CONSTRAINTS)

```
# Switches
set property PACKAGE_PIN V17 [get_ports {c}]
      set property IOSTANDARD LVCMOS33 [get ports {c}]
set property PACKAGE PIN V16 [get ports {b}]
      set property IOSTANDARD LVCMOS33 [get ports {b}]
set property PACKAGE_PIN W16 [get_ports {a}]
      set property IOSTANDARD LVCMOS33 [get ports {a}]
# LEDs
set property PACKAGE PIN U16 [get ports {out[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {out[0]}]
set property PACKAGE PIN E19 [get ports {out[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {out[1]}]
set property PACKAGE PIN U19 [get ports {out[2]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {out[2]}]
set property PACKAGE PIN V19 [get ports {out[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {out[3]}]
```

CODE CONVERTER – 7 SEGMENT DISPLAY OUPUT(.SV CODE)

MODULE:

```
module codeConverter( input logic a, b, c, clock,
                        output logic[3:0] out, an,
                        output logic d, e, f, g, h, i, j, dp);
      logic andBC;
      logic notA;
      logic notC;
      and and0 (andBC, b, c);
      not not0(notA, a);
      not not1(notC, c);
      twoToOneMux mux0( 0, a, andBC, out[3]);
      twoToOneMux mux1( a, notA, andBC, out[2]);
       twoToOneMux mux2( c, notC, b, out[1]);
      assign out[0] = b
       sevenSegDisplay seg( clock,
                         out, 4'b0000, 4'b0000, 4'b0000,
                         d, e, f, g, h, i, j, dp,
                         an);
```

endmodule

CODE CONVERTER – 7 SEGMENT DISPLAY OUPUT(CONSTRAINTS)

```
# LEDs
set property PACKAGE PIN U16 [get ports {out[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {out[0]}]
set property PACKAGE PIN E19 [get ports {out[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {out[1]}]
set_property PACKAGE_PIN U19 [get_ports {out[2]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {out[2]}]
set property PACKAGE PIN V19 [get ports {out[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {out[3]}]
#7 segment display
set property PACKAGE PIN W7 [get ports {d}]
      set property IOSTANDARD LVCMOS33 [get ports {d}]
set_property PACKAGE_PIN W6 [get_ports {e}]
      set property IOSTANDARD LVCMOS33 [get ports {e}]
set property PACKAGE PIN U8 [get ports {f}]
      set property IOSTANDARD LVCMOS33 [get ports {f}]
set_property PACKAGE_PIN V8 [get_ports {g}]
      set property IOSTANDARD LVCMOS33 [get ports {g}]
set property PACKAGE PIN U5 [get ports {h}]
      set property IOSTANDARD LVCMOS33 [get ports {h}]
set_property PACKAGE_PIN V5 [get_ports {i}]
      set property IOSTANDARD LVCMOS33 [get ports {i}]
set property PACKAGE PIN U7 [get ports {j}]
      set property IOSTANDARD LVCMOS33 [get ports {j}]
set property PACKAGE PIN V7 [get ports dp]
    set property IOSTANDARD LVCMOS33 [get ports dp]
set_property PACKAGE_PIN U2 [get_ports {an[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {an[0]}]
set_property PACKAGE_PIN U4 [get_ports {an[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {an[1]}]
set property PACKAGE PIN V4 [get ports {an[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {an[2]}]
set property PACKAGE PIN W4 [get ports {an[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {an[3]}]
```