DIGITAL DESIGN

CS223

LAB-04 PRELIMINARY REPORT

NAME: MUHAMMAD ARHAM KHAN


BILKENT ID: 21701848

SECTION: 2

DATE: 26 NOV, 2018

TRAINING PACK: 47

MOORE FINITE STATE MACHINE (FSM) TRANSITION DIAGRAM



STATE ENCODINGS

	ENCODING S _{2:0}		
STATE	S ₂	S ₁	So
SO	0	0	0
S1	0	0	1
S2	0	1	0
S3	0	1	1
S4	1	0	0
S5	1	0	1
S6	1	1	0
S7	1	1	1

OUTPUT ENCODING

	ENCODING			
OUTPUT	L_1	Lo		
RED	0	0		
YELLOW	0	1		
GREEN	1	0		

OUTPUT TABLE

	L _A		L _B	
STATE	L _{A1}	L _{A0}	L _{B1}	L _{B0}
SO SO	1	0	0	0
S1	0	1	0	0
S2	0	0	0	0
S3	0	0	0	1
S4	0	0	1	0
S 5	0	0	0	1
S6	0	0	0	0
S7	0	1	0	0

STATE TRANSITION TABLE

CUR	CURRENT STATE		INPUTS		NEXT STATE		ΤE
S ₂	S ₁	S ₀	T _A	T _B	S ₂	S ₁	S ₀
0	0	0	1	Χ	0	0	0
0	0	0	0	Χ	0	0	1
0	0	1	X	Χ	0	1	0
0	1	0	X	Χ	0	1	1
0	1	1	X	Χ	1	0	0
1	0	0	X	1	1	0	0
1	0	0	X	0	1	0	1
1	0	1	X	Χ	1	1	0
1	1	0	X	Χ	1	1	1
1	1	1	X	X	0	0	0

NEXT STATE EQUATIONS

$$S_0' = (S_2 + S_1 + T_A).(S_1 + S_2 + T_B).S_0$$

$$S_1' = S_1S_0 + S_1S_0$$

$$S_{2}' = S_{2}S_{1} + S_{2}S_{0} + S_{1}S_{0}S_{2}$$

OUTPUT EQUATIONS


$$L_{A0} = S_2 S_1 S_0 + S_2 S_1 S_0$$

$$L_{A1}=\overline{S}_{2}\overline{S}_{1}\overline{S}_{0}$$

$$L_{B0} = S_2 S_1 S_0 + S_2 S_1 S_0$$

$$L_{B1} = S_2 \overline{S}_1 \overline{S}_0$$


FSM CIRCUIT SCHEMATIC



HOW MANY FLIP-FLOPS ARE NEEDED?

Since there are total 8 states and using the binary encoding, we have three bits used to store the 8 states, we will need to use 3 Flip-Flops for the implementation.

DETAILED CIRCUIT DESIGN



TRAFFIC LIGHTS (SYSTEM VERILOG)

NEXT STATE LOGIC (SYSTEM VERILOG)

```
module NextStateLogic( input logic[2:0] sin,
                            input logic[1:0] inputs,
                            output logic[2:0] sout);
    logic[31:0] decoderOut;
    logic[4:0] aa;
    assign aa = \{ \sin[2], \sin[1], \sin[0], inputs[1], inputs[0] \};
    Decoder dec ( aa, decoderOut);
    assign sout[0] = decoderOut[0] || decoderOut[1] || decoderOut[8] || decoderOut[9] ||
                   decoderOut[10] || decoderOut[11] || decoderOut[16] || decoderOut[18] ||
                       decoderOut[24] || decoderOut[25] || decoderOut[26] || decoderOut[27];
   assign sout[1] = decoderOut[4] || decoderOut[5] || decoderOut[6] || decoderOut[7] ||
                   decoderOut[8] || decoderOut[9] || decoderOut[10] ||decoderOut[11] ||
                       decoderOut[20] || decoderOut[21] || decoderOut[22] ||decoderOut[23] ||
                           decoderOut[24] || decoderOut[25] || decoderOut[26] ||decoderOut[27];
   assign \ sout[2] = decoderOut[12] \ || \ decoderOut[13] \ || \ decoderOut[14] \ || \ decoderOut[15] \ ||
                   decoderOut[16] || decoderOut[17] || decoderOut[18] || decoderOut[19] ||
                       decoderOut[20] || decoderOut[21] || decoderOut[22] || decoderOut[23] ||
                           decoderOut[24] || decoderOut[25] || decoderOut[26] || decoderOut[27];
```

endmodule

OUTPUT LOGIC (SYSTEM VERILOG)

```
module OutputLogic( input logic[2:0] s,
                     output logic[1:0] la, lb);
    logic la01, la02;
    logic la11;
    logic 1b01, 1b02;
    logic lb11;
   Mux LA01( 0, \sims[2], s[0], la01);
   Mux LA02(0, s[2], s[0], la02);
    Mux LA03( la01, la02, s[1], la[0]);
   Mux LA11( 0, \sims[1], \sims[2], la11);
    Mux LA12( 0, \sims[0], la11, la[1]);
   Mux LB01(0, s[2], s[0], lb01);
   Mux LB02(0, \sims[2], s[0], lb02);
   Mux LB03( lb01, lb02, s[1], lb[0]);
   Mux LB11(0, \sims[1], \sims[0], lb11);
   Mux LB12(0, s[2], lb11, lb[1]);
```

endmodule

32-BIT DECODER (SYSTEM VERILOG)

```
module Decoder (input logic[4:0] a,
      output logic[31:0] out);
 always comb
   case(a)
    5'b00000:
         out=32'b00000000000000000000000000000000001;
    5'b00001:
         5'b00010:
         5'b00011:
         5'b00100:
    5'b00101:
         5'b00110:
         5'b00111:
```

Muhammad Arham Khan - 21701848 - CS223 (section 2)

```
5'b01000:
  5'b01001:
  5'b01010:
  5'b01011:
  5'b01100:
  5'b01101:
  5'b01110:
  5'b01111:
5'b10000:
  5'b10001:
  5'b10010:
5'b10011:
  5'b10100:
5'b10101:
  5'b10110:
  5'b10111:
  5'b11000:
5'b11001:
  5'b11010:
  5'b11011:
5'b11100:
  5'b11101:
  5'b11110:
5'b11111:
  default:
  out=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
```

endcase

endmodule

REGISTERS (SYSTEM VERILOG)

TRAFFIC LIGHTS TEST BENCH

```
module TrafficLightTB();
      logic clk, reset;
      logic[1:0] inputs;
      logic[1:0] la, lb, laExpected, lbExpected;
      logic [31:0] vectornum, errors;
      logic[5:0] testvectors[31:0];
      TrafficLights t( clk, reset, inputs, la, lb);
      //generate clock
      always
         begin
             clk = 1; #5;
             clk = 0; #5;
      end
  //load vectors
  initial
       begin
           $readmemb( "example.tv", testvectors);
           vectornum = 0; errors = 0;
           reset = 1; #5; reset = 0;
       end
   //apply test vector on rising edge of clock
   always @( posedge clk)
       begin
           #1; { inputs[1], inputs[0], laExpected[1], laExpected[0], lbExpected[1],
end
   //checking results on falling edge
   always @( negedge clk)
       if( ~reset) begin
           if((la[0] !== laExpected[0]) || (la[1] !== laExpected[1]) ||
                   (lb[0] !== lbExpected[0]) || (lb[1] !== lbExpected[1])) begin
               $display( "Error: inputs = %b", {inputs[1], inputs[0]});
```

```
sdisplay( " outputs: la = b and lb = b (expected: la = b and lb = b)",
{la[1], la[0]}, {lb[1], lb[0]}, {laExpected[1], laExpected[0]}, {lbExpected[1],
lbExpected[0] });
                errors = errors + 1;
            end
            if((la[0] === laExpected[0]) && (la[1] === laExpected[1]) &&
                                (lb[0] === lbExpected[0]) \&\& (lb[1] === lbExpected[1])) begin
                $display( "Worked: inputs = %b", {inputs[1], inputs[0]});
                $display( " outputs: la = %b and lb = %b (expected: la = %b and lb = %b)",
{la[1], la[0]}, {lb[1], lb[0]}, {laExpected[1], laExpected[0]}, {lbExpected[1],
lbExpected[0] });
            end
            vectornum = vectornum + 1;
            if( testvectors[ vectornum] === 6'bx) begin
                $display( "%d tests completed with %d errors", vectornum, errors);
                $finish;
            end
        end
endmodule
```

TRAFFIC LIGHTS TEST BENCH

```
set property PACKAGE PIN W5 [get ports clk in]
set property IOSTANDARD LVCMOS33 [get ports clk in]
create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports clk in]
# Switches
set_property PACKAGE_PIN V17 [get_ports {inputs[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {inputs[1]}]
set property PACKAGE PIN V16 [get ports {inputs[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {inputs[0]}]
set property PACKAGE PIN W16 [get ports {reset}]
    set property IOSTANDARD LVCMOS33 [get ports {reset}]
# LEDs
set property PACKAGE PIN U16 [get ports {la[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {la[0]}]
set_property PACKAGE_PIN E19 [get_ports {la[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {la[1]}]
set_property PACKAGE_PIN U19 [get_ports {la[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {la[2]}]
```

Muhammad Arham Khan – 21701848 – CS223 (section 2)

```
set_property PACKAGE_PIN V19 [get_ports {lb[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {lb[0]}]
set_property PACKAGE_PIN W18 [get_ports {lb[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {lb[1]}]
set_property PACKAGE_PIN U15 [get_ports {lb[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {lb[2]}]
```