# Chapter 4


#### Digital Design and Computer Architecture, 2nd Edition

David Money Harris and Sarah L. Harris



# Chapter 4:: Topics

- Introduction
- Combinational Logic
- Structural Modeling
- Sequential Logic
- More Combinational Logic
- Finite State Machines
- Parameterized Modules
- Testbenches





### Introduction

- Hardware description language (HDL):
  - specifies logic function only
  - Computer-aided design (CAD) tool produces or synthesizes the optimized gates
- Most commercial designs built using HDLs
- Two leading HDLs:
  - SystemVerilog
    - developed in 1984 by Gateway Design Automation
    - IEEE standard (1364) in 1995
    - Extended in 2005 (IEEE STD 1800-2009)
  - VHDL 2008
    - Developed in 1981 by the Department of Defense
    - IEEE standard (1076) in 1987
    - Updated in 2008 (IEEE STD 1076-2008)



#### Introduction

- Manual simplification (truth tables-boolean equations) prone to errors (feasible only when the circuit is small)
- Higher level abstraction specifying the logical function
- CAD tool to produce optimized gates
- Module: a block of hardware with inputs and outputs. (good application of modularity)
- Major purposes of HDL is simulation and synthesis

#### Introduction

- □ HDL is a computer-based language that describes the digital hardware in a textual form
- Digital systems can be read by both humans and computers (exchange language between designers)
- □ Simulation is essential to test a system before it is built
- Modern design tools rely on HDL

### **HDL** to Gates

#### Simulation

- Inputs applied to circuit
- Outputs checked for correctness
- Millions of dollars saved by debugging in simulation instead of hardware

### Synthesis


Transforms HDL code into a *netlist* describing the hardware (i.e., a list of gates and the wires connecting them)

#### **IMPORTANT:**


When using an HDL, think of the **hardware** the HDL should produce



### HDL to Gates



# SystemVerilog Modules



### Two types of Modules:

- Behavioral: describe what a module does
- Structural: describe how it is built from simpler modules



# Behavioral SystemVerilog

#### SystemVerilog:



## Behavioral System Verilog

module example (input a, b, c, output y);

assign 
$$y = \alpha a \alpha \alpha c |$$

- a & ~b & ~c |
- a & ~b & c;
- □ Input and output signals are boolean variables (0, 1, X, Z)

Assign describes combinational logic

~= NOT

- $\square$  & = AND
- $\Box$  |= OR

endmodule

Each row is terminated by a semicolon;

### Structural SystemVerilog

```
module example(input logic a,b,c,
              output logic y);
logic n1,n2in3,n4,n5,n6;
inv in1(n1,a);
inv in1(n2,b);
inv in1(n3,c);
and a1(n4, n1,n2,n3);
and a2(n5,a,n2,n3);
and a3(n6,a,n2,c);
or o1(y,n4,n5,n6);
endmodule
```

describing a module in terms of how it is composed of simpler modules



#### **HDL Simulation**

- □ Errors in hardware designs are called **bugs**. Eliminating the bugs from a digital system is important,
- □ Testing a system in the laboratory is **time-consuming**.
- Discovering the cause of errors in the lab can be extremely difficult,
- Only signals routed to the chip pins can be observed.
- Correcting errors after the system is built can be expensive.
- □ Logic **simulation** is essential to test a system before it is built.

### **HDL Simulation**

### SystemVerilog:

Now: 800 ns		0 ns 160 320 ns 480 640 ns 800
<b>∭</b> a	0	
<b>∛</b> ¶ b	0	
<b>∛</b> 1 c	0	
<b>∛</b> ¶ y	0	




### **HDL Synthesis**

- Synthesis transforms HDL code into a netlist describing the hardware (e.g., the logic gates and the wires connecting them).
- □ Synthesizer might perform **optimizations** to reduce the amount of hardware required.
- □ Netlist may be a text file, or it may be drawn as a schematic to help visualize the circuit.
- □ A command to print results on the screen during simulation does not translate into hardware.

# **HDL Synthesis**

#### SystemVerilog:

### **Synthesis:**





# SystemVerilog Syntax

- Case sensitive
  - Example: reset and Reset are not the same signal.
- No names that start with numbers
  - Example: 2mux is an invalid name
- Whitespace ignored
- Comments:



### Review<sub>8</sub>

□ Don't Cares 1<sup>st</sup> Midterm

□ Floating: Z 14/11/2018

- □ Karnaugh Maps (K-Maps) 17:30
- □ HDL (Simulation, Synthesis)
- □ SystemVerilog Syntax
- Operator Precedence
- SystemVerilog Modules (Behavioral, Structural)
- □ SystemVerilog Syntax

# Structural Modeling - Hierarchy

```
module and3 (input logic a, b, c,
           output logic y);
  assign y = a \& b \& c;
endmodule
module inv(input logic a,
           output logic y);
  assign y = \sim a;
endmodule
module nand3(input logic a, b, c
             output logic y);
                              // internal signal
  logic n1;
  and3 andgate(a, b, c, n1); // instance of and3
  inv inverter(n1, y); // instance of inverter
endmodule
```



# Bitwise Operators

```
module gates (input logic [3:0] a, b,
             output logic [3:0] y1, y2, y3, y4, y5);
   /* Five different two-input logic
      gates acting on 4 bit busses */
   assign y1 = a \& b; // AND
   assign y2 = a \mid b; // OR
   assign y3 = a ^ b; // XOR
   assign y4 = \sim (a \& b); // NAND
   assign y5 = \sim (a \mid b); // NOR
endmodule
```

y3[3:0] y1[3:0] y4[3:0] [3:0] y1[3:0] y2[3:0] y5[3:0] [3:0] y2[3:0]


// single line comment /\*...\*/ multiline comment



### Bitwise Operators

- $\square$  a[3:0] 4 bit bus (a[3]..a[0]little endian order)
- $\Box$  a[4:1] 4 bit bus (a[4]..a[1]
- $\square$  a[0:3] 4 bit bus (a[0]..a[3]big endian order)

# **Reduction Operators**






### Reduction Operators

- □ Also |, ^, ~&, and ~ | reduction operators are available for OR, XOR, NAND, and NOR as well.
- □ Ex: A multi-input XOR performs parity, returning TRUE if an odd number of inputs are TRUE.

# **Conditional Assignment**



is also called a *ternary operator* because it operates on 3 inputs: s, d1, and d0.



## Internal Variables

```
module fulladder (input logic a, b, cin,
                  output logic s, cout);
  logic p, g; // internal nodes
  assign p = a ^ b;
  assign g = a \& b;
  assign s = p ^ cin;
  assign cout = q \mid (p \& cin);
endmodule
                               g
         cin
                                                  cout
                                         cout
                             un1_cout
```



### Precedence

#### **Order of operations**

#### Highest

~	NOT		
*, /, %	mult, div, mod		
+, -	add, sub		
<<, >>	shift		
<<<, >>>	arithmetic shift		
<, <=, >, >=	comparison		
==, !=	equal, not equal		
&, ~&	AND, NAND		
^, ~^	XOR, XNOR		
, ~	OR, NOR		
?:	ternary operator		

Lowest



### Numbers

#### Format: N'Bvalue

N = number of bits, B = base

N'B is optional but recommended (default is decimal)

Number	# Bits	Base	Decimal Equivalent	Stored
3'b101	3	binary	5	101
'b11	unsized	binary	3	000011
8 <b>'</b> b11	8	binary	3	00000011
8'b1010_1011	8	binary	171	10101011
3'd6	3	decimal	6	110
<b>6'</b> 042	6	octal	34	100010
8'hAB	8	hexadecimal	171	10101011
42	Unsized	decimal	42	000101010



# Bit Manipulations: Example 1

```
assign y = {a[2:1], {3{b[0]}}, a[0], 6'b100_010};

// if y is a 12-bit signal, the above statement produces:
y = a[2] a[1] b[0] b[0] b[0] a[0] 1 0 0 0 1 0

// underscores (_) are used for formatting only to make
it easier to read. SystemVerilog ignores them.
```



## Bit Manipulations: Example 2

**SystemVerilog:** 

```
module mux2 8(input logic [7:0] d0, d1,
                 input logic
                 output logic [7:0] y);
  mux2 lsbmux(d0[3:0], d1[3:0], s, y[3:0]);
  mux2 msbmux(d0[7:4], d1[7:4], s, y[7:4]);
endmodule
                                    mux2
                                             [3:0] [7:0] y[<u>7:0]</u>
                d0[7:0]
                                d0[3:0]
                                       y[3:0] •
                                d1[3:0]
                d1[7:0]
                                   Isbmux
                                    mux2
                                d0[3:0]
                                       y[3:0] •
```


d1[3:0]

msbmux




# Z: Floating Output

### SystemVerilog:






## Delays



# Delays





### Parameterized Modules

#### 2:1 mux:

#### Instance with 8-bit bus width (uses default):

```
mux2 mux1(d0, d1, s, out);
```

#### **Instance with 12-bit bus width:**

```
mux2 # (12) lowmux(d0, d1, s, out);
```



### Testbenches

- HDL that tests another module: device under test (dut)
- Not synthesizeable
- Types:
  - Simple
  - Self-checking
  - Self-checking with testvectors



# Testbench Example

 Write SystemVerilog code to implement the following function in hardware:

$$y = \overline{b}\overline{c} + a\overline{b}$$

Name the module sillyfunction



# Testbench Example

 Write SystemVerilog code to implement the following function in hardware:

$$y = \overline{bc} + a\overline{b}$$



# Simple Testbench

```
module testbench1();
  logic a, b, c;
  logic y;
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
  // apply inputs one at a time
  initial begin
    a = 0; b = 0; c = 0; #10;
    c = 1; #10;
    b = 1; c = 0; #10;
    c = 1; #10;
    a = 1; b = 0; c = 0; #10;
    c = 1; #10;
    b = 1; c = 0; #10;
    c = 1; #10;
  end
endmodule
```



# Self-checking Testbench

```
module testbench2();
 logic a, b, c;
 logic y;
 sillyfunction dut(a, b, c, y); // instantiate dut
  initial begin // apply inputs, check results one at a time
   a = 0; b = 0; c = 0; #10;
   if (y !== 1) $display("000 failed.");
    c = 1; #10;
    if (y !== 0) $display("001 failed.");
   b = 1; c = 0; #10;
   if (y !== 0) $display("010 failed.");
    c = 1; #10;
   if (y !== 0) $display("011 failed.");
   a = 1; b = 0; c = 0; #10;
    if (y !== 1) $display("100 failed.");
   c = 1; #10;
   if (y !== 1) $display("101 failed.");
   b = 1; c = 0; #10;
    if (y !== 0) $display("110 failed.");
   c = 1; #10;
    if (y !== 0) $display("111 failed.");
 end
endmodule
```


### Testbench with Testvectors

- Testvector file: inputs and expected outputs
- Testbench:
  - 1. Generate clock for assigning inputs, reading outputs
  - 2. Read testvectors file into array
  - 3. Assign inputs, expected outputs
  - 4. Compare outputs with expected outputs and report errors



### Testbench with Testvectors

- Testbench clock:
  - assign inputs (on rising edge)
  - compare outputs with expected outputs (on falling edge).



 Testbench clock also used as clock for synchronous sequential circuits



### Testvectors File

- File: example.tv
- contains vectors of abc\_yexpected

```
000_1
001_0
010_0
011_0
100_1
101_1
110_0
111 0
```



### 1. Generate Clock

```
module testbench3();
  logic
       clk, reset;
  logic
       a, b, c, yexpected;
  logic
           У;
  logic [31:0] vectornum, errors; // bookkeeping variables
  logic [3:0] testvectors[10000:0]; // array of testvectors
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
  // generate clock
  always // no sensitivity list, so it always executes
   begin
     clk = 1; #5; clk = 0; #5;
   end
```



## 2. Read Testvectors into Array

```
// at start of test, load vectors and pulse reset
 initial
   begin
      $readmemb("example.tv", testvectors);
      vectornum = 0; errors = 0;
      reset = 1; \#27; reset = 0;
    end
// Note: $readmemh reads testvector files written in
// hexadecimal
```



### 3. Assign Inputs & Expected Outputs

```
// apply test vectors on rising edge of clk
always @(posedge clk)
  begin
  #1; {a, b, c, yexpected} = testvectors[vectornum];
  end
```



# 4. Compare with Expected Outputs

```
// check results on falling edge of clk
  always @(negedge clk)
  if (~reset) begin // skip during reset
   if (y !== yexpected) begin
       $display("Error: inputs = %b", {a, b, c});
       $display(" outputs = %b (%b expected)",y,yexpected);
       errors = errors + 1;
    end

// Note: to print in hexadecimal, use %h. For example,
       $display("Error: inputs = %h", {a, b, c});
```



# 4. Compare with Expected Outputs

```
// increment array index and read next testvector
      vectornum = vectornum + 1;
      if (testvectors[vectornum] === 4'bx) begin
          $display("%d tests completed with %d errors",
                vectornum, errors);
        $finish;
      end
    end
endmodule
// ===  and !==  can compare values that are 1, 0, x, or z.
```



### Waveout example

