HDM ASSIGNMENT 1

SUBMITTED BY:


MANOJ KUMAR SINGH

MEC2021027



INDIAN INSTITUTE OF INFORMATION TECHNOLOGY, ALLAHABAD

QUESTION 1:Implement 4 bit ripple carry adder. Optimize the adder for speed. Assume load capacitance to be 50 pF, VDD = 3.3 V. You may assume input capacitance to be 2 pF (for the input A [3:0], B [3:0] and Cin) if required in the calculation.







Fig.1 Basic Full adder with complementary output

Fig.2 4 bit ripple carry adder using Fig.1

(A)Detailed calculation and sizing of transistor

For 1-bit adder



From the MOR Model,
$$(1 = \frac{Mn}{MP} = \frac{666}{210} = 3.14 = 3.$$

$$(W/L)p = 4(W/L)h$$

Af the carry ckt. 12 symmetrically sized, then
its I/P has a logical elbert of 2.

The optimal stage is 4 (F04) for minimum


alegay. $f = gh \implies 4 = gh \implies h = 4 = 2$ h (for a stage) = Could carry stage = 2

-: optimal banow is 2.

Now, the court of the corry stage will be Dre I/P.

(or corry in) for the next adder cell.

The sum gedes are sized to minimum to reduce load.



The carry out of bird i, Ci, is the carry-in to bird

The corry out of both 1, (1, 18 the carry 12 said to have twice the (2+1). This carry is said to have twice the weight of the sum si. The delay of the adder is set by the the for the carried to ripple through the M-stages, so the textood delay should be minimised

 $M_1 = M_2 = M_3 = 2(\frac{10}{2}) = 2x2(\frac{10}{2}) = 4(\frac{10}{2})$ $= 4\frac{1}{1}$

M4= M5= M6= 2(2)p=2x6(2)=12(2)

Resol ale the X-sisters. Sizing to one same by maintaing the ordio of Mn:Mp = 3:1.


 $M_7 = M_8 = 2(2)_n = \frac{24m}{44m}$ $M_9 = M_{10} = 6(2)_p = \frac{64m}{44m}$

 $\frac{24m \, 3dage}{M11 = M12 = 2(2)_n = \frac{214m}{144m}}$ $\frac{M14 = M15 = M16 = 6(2)_p = \frac{64m}{14m}}{14m}$

M18 = M19 = M20 = 3 (2) = 9 (2) = 34m THM M21 = M23 = M23 = 9 (2) = 94m THM.

(B)Schematic and spice netlist

Without optimisation




```
M1 VDD A 2 VDD PMOS l=1u w=12u
M2 VDD B 2 VDD PMOS 1=1u w=12u
M3 VDD A 4 VDD PMOS l=1u w=6u
M4 2 C CARRY BAR VDD PMOS 1=1u w=12u
M5 4 B CARRY BAR VDD PMOS 1=1u w=6u
M6 VDD A 3 VDD PMOS 1=1u w=6u
M7 VDD B 3 VDD PMOS 1=1u w=6u
M8 VDD C 3 VDD PMOS 1=1u w=6u
M9 3 CARRY_BAR SUM_BAR VDD PMOS l=1u w=6u
M10 VDD A 1 VDD PMOS l=1u w=9u
M11 1 B 5 VDD PMOS 1=1u w=9u
M12 5 C SUM BAR VDD PMOS 1=1u w=9u
M14 CARRY BAR C 8 0 NMOS l=1u w=4u
M16 CARRY BAR B 9 0 NMOS 1=1u w=2u
M17 8 A 0 0 NMOS l=1u w=4u
M18 8 B 0 0 NMOS l=1u w=4u
M19 9 A 0 0 NMOS 1=1u w=2u
M21 SUM BAR CARRY BAR 6 0 NMOS 1=1u w=2u
M22 6 A 0 0 NMOS 1=1u w=2u
M23 6 B 0 0 NMOS l=1u w=2u
M24 6 C 0 0 NMOS l=1u w=2u
M25 SUM BAR C 7 0 NMOS 1=1u w=3u
M26 7 B 10 0 NMOS 1=1u w=3u
M27 10 A 0 0 NMOS 1=1u w=3u
```


V1 A 0 PULSE(3.3 0 0 10p 10p 20u 40u) V2 B 0 PULSE(3.3 0 0 10p 10p 10u 20u) V3 C 0 PULSE(3.3 0 0 10p 10p 5u 10u) V4 VDD 0 3.3 C4 C 0 2p


M13 VDD CARRY BAR CARRY VDD PMOS l=1u w=3u M15 CARRY CARRY_BAR 0 0 NMOS l=1u w=1u C1 CARRY 0 50p

M20 VDD SUM BAR SUM VDD PMOS 1=1u w=3u M28 SUM SUM BAR 0 0 NMOS l=lu w=lu C2 SUM 0 50p

- .model NMOS NMOS
- .model PMOS PMOS
- .tran 40u








Unoptimized carry fall delay=338ns Unoptimized carry rise delay=247ns

(B) Schematic and spice netlist

Optimised




```
M1 VDD A 2 VDD PMOS l=1u w=21u
M2 VDD B 2 VDD PMOS 1=1u w=21u
M3 VDD A 4 VDD PMOS l=1u w=6u
M4 2 C CARRY BAR VDD PMOS 1=1u w=21u
M5 4 B CARRY BAR VDD PMOS 1=1u w=6u
M6 VDD A 3 VDD PMOS l=1u w=6u
M7 VDD B 3 VDD PMOS l=1u w=6u
M8 VDD C 3 VDD PMOS 1=1u w=6u
M9 3 CARRY BAR SUM BAR VDD PMOS 1=1u w=6u
M10 VDD A 1 VDD PMOS l=1u w=9u
M11 1 B 5 VDD PMOS l=1u w=9u
M12 5 C SUM BAR VDD PMOS 1=1u w=9u
M14 CARRY BAR C 8 0 NMOS l=1u w=7u
M16 CARRY_BAR B 9 0 NMOS l=1u w=2u
M17 8 A 0 0 NMOS l=1u w=7u
M18 8 B 0 0 NMOS l=1u w=7u
M19 9 A 0 0 NMOS l=1u w=2u
M21 SUM BAR CARRY BAR 6 0 NMOS 1=1u w=2u
M22 6 A 0 0 NMOS \overline{1}=1u w=2u
M23 6 B 0 0 NMOS 1=1u w=2u
M24 6 C 0 0 NMOS l=1u w=2u
M25 SUM BAR C 7 0 NMOS 1=1u w=3u
M26 7 B 10 0 NMOS 1=1u w=3u
M27 10 A 0 0 NMOS l=1u w=3u
V1 A 0 PULSE(3.3 0 0 10p 10p 20u 40u)
V2 B 0 PULSE(3.3 0 0 10p 10p 10u 20u)
V3 C 0 PULSE(3.3 0 0 10p 10p 5u 10u)
V4 VDD 0 3.3
C4 C 0 2p
C1 CARRY_BAR 0 50p
```

C2 SUM_BAR 0 50p
.model NMOS NMOS

.model PMOS PMOS

.tran 40u



The delay can be reduced by omitting the inverters on the O/PQ Regaddition is a self clual function (i.e. the function of complementary of the fun.), an inverting, full adder receiving complementary 1/P produces true O/PQ. Every other stage operated on complementary data. The delay inverting the adder I/PQ of sun O/PQ is aff the critical ripple carry path.

$$(L = 50pf$$

$$Cm = 2pf$$

$$Ccoud = (60 + 2w) + (6w + 2w) + (9w + 2w).$$

$$cap. of node (out = 8w + 8w + 12w)$$

$$ccoud = 28w$$

$$ccoud = 2cci$$


$$ccoud = 2cci$$


$$ccoud = 28w + 2cci$$

$$cci = 28w$$

$$cci = 28$$


(C)Simulation results and calculation of delay(optimised)





Optimised fall delay of carry_bar=71ns


Optimised rise delay of carry_bar=63ns




Optimised rise delay of sum_bar=333ns

Optimised fall delay of sum_bar=364ns

BY THE METHOD OF LOGICAL EFFORT





ADDITION OF INVERTERS

M13 VDD CARRY_BAR N011 VDD PMOS l=1u w=3u

M15 VDD 11 12 VDD PMOS l=1u w=3u


M20 VDD 12 CARRY VDD PMOS 1=1u w=3u

M28 11 CARRY_BAR 0 0 NMOS l=1u w=1u

M29 12 11 0 $\overline{0}$ NMOS l=1u w=1u

M30 CARRY 12 0 0 NMOS l=1u w=1u


DELAY CALCULATION




FALL DELAY=342ns


RISE DELAY=247ns

4-bit Ripple Carry Adder



(a)Schematic and spice netlist






```
M1 VDD A NO13 VDD PMOS l=1u w=6u
                                            V2 B O PULSE(3.3 O O 10p 10p 10m 20m)
M2 VDD B N013 VDD PMOS l=1u w=6u
                                            V3 Cin 0 PULSE(3.3 0 0 10p 10p 5m 10m)
M3 VDD A NO17 VDD PMOS l=1u w=6u
                                            V4 VDD 0 3.3
M4 NO13 Cin C1 bar VDD PMOS l=1u w=6u
                                            C2 A 0 2p
M5 NO17 B C1 bar VDD PMOS l=1u w=6u
                                            C3 B 0 2p
M6 VDD A NO14 VDD PMOS l=1u w=6u
                                            C4 Cin 0 2p
M7 VDD B N014 VDD PMOS l=1u w=6u
                                            C1 SUM 0 50p
                                            C5 C1 0 50p
M8 VDD Cin NO14 VDD PMOS l=1u w=6u
M9 NO14 C1_bar SUM_BAR VDD PMOS l=1u w=6u M29 VDD A2 NO08 VDD PMOS l=1u w=6u
                                            M30 VDD B2 N008 VDD PMOS 1=1u w=6u
M10 VDD A N011 VDD PMOS l=1u w=9u
                                            M31 VDD A2 N015 VDD PMOS l=1u w=6u
M11 N011 B N020 VDD PMOS l=1u w=9u
                                           M32 N008 C1 C2 BAR VDD PMOS l=1u w=6u
M12 NO20 Cin SUM BAR VDD PMOS l=1u w=9u
                                           M33 N015 B2 C2 BAR VDD PMOS l=1u w=6u
M14 C1 bar Cin N035 0 NMOS l=1u w=2u
                                           M34 VDD A2 N009 VDD PMOS 1=1u w=6u
M16 C1 bar B N037 0 NMOS l=1u w=2u
                                           M35 VDD B2 N009 VDD PMOS 1=1u w=6u
M17 N035 A 0 0 NMOS l=1u w=2u
                                            M36 VDD C1 N009 VDD PMOS l=1u w=6u
M18 N035 B 0 0 NMOS l=1u w=2u
                                            M37 N009 C2 BAR SUM BAR1 VDD PMOS l=1u w=6u
M19 N037 A 0 0 NMOS l=1u w=2u
                                            M38 VDD A2 N007 VDD PMOS 1=1u w=9u
M20 C1 C1 bar 0 0 NMOS l=1u w=1u
                                            M39 N007 B2 N019 VDD PMOS 1=1u w=9u
M21 SUM BAR C1 bar N032 0 NMOS 1=1u w=2u
                                            M40 N019 C1 SUM BAR1 VDD PMOS l=1u w=9u
M22 N032 A 0 0 NMOS l=1u w=2u
                                            M41 C2 BAR C1 NO30 0 NMOS l=1u w=2u
M23 N032 B 0 0 NMOS l=1u w=2u
                                            M42 C2 BAR B2 N034 0 NMOS l=1u w=2u
M24 N032 Cin 0 0 NMOS l=1u w=2u
                                           M43 N030 A2 0 0 NMOS l=1u w=2u
M25 SUM BAR Cin N033 0 NMOS l=1u w=3u
                                           M44 N030 B2 0 0 NMOS 1=1u w=2u
M26 N033 B N040 0 NMOS l=1u w=3u
                                           M45 N034 A2 0 0 NMOS l=1u w=2u
M27 N040 A 0 0 NMOS 1=1u w=3u
                                           M46 C2 C2 BAR 0 0 NMOS l=1u w=1u
M13 SUM SUM BAR 0 0 NMOS l=lu w=lu
                                           M47 SUM BAR1 C2 BAR NO27 0 NMOS l=1u w=2u
M15 VDD SUM BAR SUM VDD PMOS l=1u w=3u
                                           M48 N027 A2 0 0 NMOS l=1u w=2u
M28 VDD C1 bar C1 VDD PMOS l=1u w=3u
                                           M49 N027 B2 0 0 NMOS l=1u w=2u
V1 A 0 PULSE(3.3 0 0 10p 10p 20m 40m)
                                            M50 N027 C1 0 0 NMOS l=1u w=2u
```


```
M51 SUM BAR1 C1 NO28 0 NMOS l=1u w=3u
M52 N028 B2 N039 0 NMOS 1=1u w=3u
M53 N039 A2 0 0 NMOS l=1u w=3u
M54 SUM2 SUM BAR1 0 0 NMOS l=lu w=lu
M55 VDD SUM BAR1 SUM2 VDD PMOS l=1u w=3u
M56 VDD C2 BAR C2 VDD PMOS 1=1u w=3u
C9 SUM2 0 50p
C10 C2 0 50p
M57 VDD A3 N005 VDD PMOS 1=1u w=6u
M58 VDD B3 N005 VDD PMOS 1=1u w=6u
M59 VDD A3 N012 VDD PMOS 1=1u w=6u
M60 N005 C2 C3 BAR VDD PMOS l=1u w=6u
M61 N012 B3 C3 BAR VDD PMOS l=1u w=6u
M62 VDD A3 NOO6 VDD PMOS 1=1u w=6u
M63 VDD B3 N006 VDD PMOS l=1u w=6u
M64 VDD C2 N006 VDD PMOS 1=1u w=6u
M65 N006 C3 BAR SUM BAR2 VDD PMOS 1=1u w=6u
M66 VDD A3 N004 VDD PMOS l=1u w=9u
M67 N004 B3 N018 VDD PMOS 1=1u w=9u
M68 N018 C2 SUM BAR2 VDD PMOS 1=1u w=9u
M69 C3 BAR C2 NO26 0 NMOS 1=1u w=2u
M70 C3 BAR B3 N031 0 NMOS l=1u w=2u
M71\ N026\ A3\ 0\ 0\ NMOS\ l=1u\ w=2u
M72 N026 B3 0 0 NMOS 1=1u w=2u
M73 N031 A3 0 0 NMOS l=1u w=2u
M74 C3 C3 BAR 0 0 NMOS l=1u w=1u
M75 SUM BAR2 C3 BAR N024 0 NMOS 1=1u w=2u
M76 N024 A3 0 0 NMOS l=1u w=2u
M77 N024 B3 0 0 NMOS l=1u w=2u
M78 N024 C2 0 0 NMOS l=1u w=2u
```

```
M79 SUM BAR2 C2 NO25 0 NMOS l=1u w=3u
M80 N025 B3 N038 0 NMOS l=1u w=3u
M81 N038 A3 0 0 NMOS l=1u w=3u
M82 SUM3 SUM BAR2 0 0 NMOS l=1u w=1u
M83 VDD SUM BAR2 SUM3 VDD PMOS 1=1u w=3u
M84 VDD C3 BAR C3 VDD PMOS 1=1u w=3u
C14 SUM3 0 50р
C15 C3 0 50p
M85 VDD A4 N002 VDD PMOS 1=1u w=6u
M86 VDD B4 N002 VDD PMOS l=1u w=6u
M87 VDD A4 N010 VDD PMOS l=1u w=6u
M88 N002 C3 C4_BAR VDD PMOS l=1u w=6u
M89 N010 B4 C4 BAR VDD PMOS l=1u w=6u
M90 VDD A4 N003 VDD PMOS 1=1u w=6u
M91 VDD B4 N003 VDD PMOS 1=1u w=6u
M92 VDD C3 N003 VDD PMOS 1=1u w=6u
M93 N003 C4 BAR SUM BAR3 VDD PMOS l=1u w=6u
M94 VDD A4 N001 VDD PMOS l=1u w=9u
M95 N001 B4 N016 VDD PMOS l=1u w=9u
M96 NO16 C3 SUM BAR3 VDD PMOS l=1u w=9u
M97 C4 BAR C3 NO23 0 NMOS 1=1u w=2u
M98 C4 BAR B4 N029 0 NMOS l=1u w=2u
M99 \ N023 \ A4 \ 0 \ 0 \ NMOS \ 1=1u \ w=2u
M100 N023 B4 0 0 NMOS l=1u w=2u
M101 N029 A4 0 0 NMOS l=1u w=2u
M102 C4 C4 BAR 0 0 NMOS l=1u w=1u
M103 SUM BAR3 C4 BAR NO21 0 NMOS l=1u w=2u
M104 N021 A4 0 0 NMOS l=1u w=2u
M105 N021 B4 0 0 NMOS l=1u w=2u
M106 N021 C3 0 0 NMOS l=1u w=2u
M106 N021 C3 0 0 NMOS 1=1u w=2u
M107 SUM BAR3 C3 N022 0 NMOS 1=1u w=3u
M108 N022 B4 N036 0 NMOS l=1u w=3u
M109 N036 A4 0 0 NMOS l=1u w=3u
M110 SUM4 SUM BAR3 0 0 NMOS l=1u w=1u
M111 VDD SUM BAR3 SUM4 VDD PMOS l=1u w=3u
M112 VDD C4 BAR C4 VDD PMOS l=1u w=3u
C19 SUM4 0 50p
C20 C4 0 50p
V5 A2 0 PULSE(0 3.3 0 10p 10p 20m 40m)
V6 B2 0 PULSE(0 3.3 0 10p 10p 10m 20m)
C6 A2 0 2p
C7 B2 0 2p
V7 A3 0 PULSE(0 3.3 0 10p 10p 80m 160m)
V8 B3 0 PULSE(3.3 0 0 10p 10p 40m 80m)
C8 A3 0 2p
C11 B3 0 2p
V9 A4 0 PULSE(0 3.3 0 10p 10p 40m 80m)
V10 B4 0 PULSE(3.3 0 0 10p 10p 40m 80m)
C12 A4 0 2p
C13 B4 0 2p
.model NMOS NMOS
.model PMOS PMOS
.lib C:\Users\Manoj Kumar Singh\Documents\
```


.tran 160m

(b)simulation results





DELAY



As you can clearly see carry C3 comes before sum4. Similarly Cin, C1, C2, C3 comes before sum1, sum2, sum3 and sum4 respectively. So, our 4 bit ripple carry adder works perfectly.

DELAY IN CARRY C3=1063ns


DELAY IN SUM4=1310ns

Example:From 4bit RCA wavefrom, at the starting first edge:

	X4	Х3	X2	X1
Cin				0
Α	1	1	1	0
В	0	0	1	0
SUM	0	0	0	0
CARRY OUT	1	1	1	0

QUESTION 2: Design a superbuffer using CMOS inverters to drive a load of 100 fF, assume the input capacitance to be 2 fF.

(A)Detailed calculation and sizing of transistors



By the method of Logical Effort:
Path Effort > F = GRH

= 1×1× (out
Cin

= 1×1× 160
2

[F = 50]


Rest no. of stages, N = log4(F)
= log4(50)

N = 2.82

Por N = 2, Delay, d = NF/N -P = 2(50)4 + 2 [d = 16.14 unist8]

For N=3, d= MF/M+P = 3(56)^{1/2}+3 [d=14.057]

So, for optimum/least delay we select [M=3] for our design.




(ii)
$$\hat{J} = G_{1}h_{2} \Rightarrow 3.68 = 14 C_{2}$$
 $C_{2} = \frac{27.14}{2.68}$
 $C_{3} = 7.375f^{2}$

(1206) $\times (24.65 \times 10^{4}) = 7.375 \times 10^{-15}$

(1206) $\times (24.65 \times 10^{4}) = 7.375 \times 10^{-15}$
 $\times (1206) \times (24.65 \times 10^{4}) = 7.375 \times 10^{-15}$
 $\times (1206) \times (24.65 \times 10^{4}) = 7.375 \times 10^{-15}$
 $\times (110) = 3 \times 10^{-15}$
 $\times (110) = 3 \times 10^{-15}$
 $\times (120) = 3 \times$

(B)SPICE NETLIST

Without optimisation




```
M1 1 A 2 1 PMOS l=1u w=3u M3 1 2 out 1 PMOS l=1u w=3u M6 out 2 0 0 NMOS l=1u w=1u M4 2 A 0 0 NMOS l=1u w=1u V1 N001 0 3.3
```

V2 A 0 PULSE(3.3 0 0 10p 10p 5n 10n) C1 out 0 100f C2 A 0 2f

- .model NMOS NMOS .model PMOS PMOS
- .tran 50n

Optimised





```
PMOS 1=1u w=0.61u
M1 VDD A 1 VDD
M2 VDD 1 2 VDD
                PMOS 1=1u w=2.22u
M3 VDD 2 out VDD PMOS 1=1u w=8.25u
M5 2
      1 0 0
                NMOS l=1u w=0.75u
M6 out 2 0 0
                NMOS l=1u w=2.75u
M4 1 A 0 0
                NMOS 1=1u w=0.20u
V1 VDD 0 3.3
V2 A 0 PULSE(3.3 0 0 10p 10p 5n 10n)
C1 out 0 100f
C2 A 0 2f
```

.model NMOS NMOS
.model PMOS PMOS


.tran 50n

(C) Simulation result and calculation of delay





FALL DELAY=1.581ns



RISE DELAY=1.155ns