

# Magnum IO GPUDirect, NCCL, NVSHMEM, and GDA-KI on Grace Hopper and Hopper systems - \$61368

Harry Petty, Davide Rosetti, Pak Markthub, Benjamin Williams | GTC 2024/March 2024




# Agenda


- Introduction Magnum IO Technologies
- Background on GPUDirect
- GPUDirect Async
- NVSHMEM IBGDA
- NCCL IBGDA
- Summary


# Magnum IO<sup>TM</sup>

#### For multi-GPU multi-node accelerated data center IO



NVLink and InfiniBand.





■ NVLink ■ no NVLink

Reduce Communication Bottlenecks So

- Magnum IO enables large models to use multiple GPUs, lots of GPU memory, and achieve extreme IO speeds.
- GPUDirect and GPU initiated communications lower latency and deliver higher throughput.

# Faster Applications with Accelerated GPU Communications

#### 4th GEN NVLINK

900 GB/s from 18x25GB/sec bi-directional ports GPU-2-GPU connectivity across nodes

#### 3rd GEN NVSWITCH

All-to-all NVLink switching for 8-256 GPUs Accelerate collectives - multicast and SHARP

#### **NVLINK SWITCH**


128 port cross-connect based on NVSwitch

#### **DGX GH200 SYSTEM**

128 TB/s bi-section bandwidth 256 Grace Hopper Superchips | 36 NVLink switches

#### **KEY SOFTWARE SUPPORT**

Acceleration libraries - CUDA®, CUDA-XTM, Magnum IO<sup>TM</sup>
Multi GPU, multi-node enabled applications
such as Triton Inference Server or VASP








#### **GPUDirect flows**

**GPUDirect RDMA** 



















#### **GPUDirect flows**

**GPUDirect P2P** 



e.g. SM store to peer over NVSwitch

DGX H100










#### **GPUDirect flows**

GPUDirect Async

control plane offloading e.g. GPU triggers NIC work requests



















# GPU HW support matrix

	GeForce	RTX	Data Center <sup>3</sup>
GPUDirect P2P with NVSwitch	N/A	N/A	YES <sup>2</sup>
GPUDirect P2P over PCIe	NO	YES	YES
GPUDirect P2P over NVLink	N/A	N/A	YES <sup>2</sup>
GPUDirect P2P over NVLink bridge	N/A <sup>1</sup>	N/A	YES
GPUDirect RDMA	NO	YES	YES
GPUDirect Async	YES	YES	YES

except for GeForce RTX 3090 and other Ampere-class PCIe cards, with NVLink bridge
 may require SXM cards
 NVLink not available on Ada-based card

# Fabric support matrix

Platform	x86, Arm SBSA	GH200	Tegra+iGPU
GPUDirect P2P	PCIe NVLink NVLink bridge NVSwitch	NVLink NVSwitch	N/A
GPUDirect RDMA	PCIe	NVLink-C2C	PCIe <sup>1</sup>
GPUDirect Async	PCIe	NVLink-C2C	N/A

<sup>&</sup>lt;sup>1</sup> when using the host pinned memory allocator (cuMemHostAlloc)

# OS support matrix

	Linux	Windows TCC	Windows WDDM
GPUDirect P2P with NVSwitch	YES	NO	NO
GPUDirect P2P over PCIe	YES	YES	YES <sup>1</sup>
GPUDirect P2P over NVLink	YES	YES	YES <sup>1</sup>
GPUDirect P2P over NVLink bridge	YES	YES	YES <sup>1</sup>
GPUDirect RDMA	YES	NO	YES <sup>2</sup>
GPUDirect Async	YES	NO	NO

Linked Display Adapter (LDA) mode
 Requires NVIDIA RiverMax SDK

# GPUDirect virtualization support

Technology	Host: Linux KVM Guest: Linux		Host: VMware ESXi <sup>2</sup> Guest: Linux	
	passthrough	vGPU <sup>3</sup>	passthrough	vGPU <sup>3</sup>
GPUDirect P2P over PCIe	YES	NO	YES	NO
GPUDirect P2P over NVLINK	YES	YES <sup>1</sup>	YES	YES <sup>1</sup>
GPUDirect RDMA	YES	YES	YES	YES
GPUDirect Async	YES	NO	YES	NO

Only on 1:1 vGPUs
 VMware ESXi 7.0 HV or later

<sup>&</sup>lt;sup>3</sup> https://docs.nvidia.com/grid, https://docs.nvidia.com/ai-enterprise

# (GPUDirect) RDMA support matrix

Memory allocator	X86 Arm SBSA	GH200	Tegra+iGPU
cudaHostAlloc	N/A	N/A	YES
cudaMalloc	YES <sup>6</sup>	YES <sup>6</sup>	NO
cuMemCreate	YES <sup>4</sup>	YES <sup>4</sup>	NO
cudaMallocAsync	YES <sup>5</sup>	YES <sup>5</sup>	NO
Unified Memory managed allocator	NO	YES <sup>1</sup>	YES <sup>2</sup>
Unified Memory system allocator	N/A	YES <sup>1,3</sup>	N/A

<sup>&</sup>lt;sup>1</sup> requires PCIe device with on-demand paging support

<sup>&</sup>lt;sup>2</sup> on iGPU, managed memory is mapped onto pinned host memory

<sup>&</sup>lt;sup>3</sup> system memory does not support automatic migration

<sup>&</sup>lt;sup>4</sup> explicit opt-in flag in CUmemAllocationProp for nv-p2p


<sup>&</sup>lt;sup>5</sup> need CUDA 12.4+, limited to dma-buf

<sup>&</sup>lt;sup>6</sup> supports both nv-p2p and dma-buf




#### **GPUDirect RDMA on GH200**

- Grace PCIe Root-Complex
  - Supports four PCle x16 Gen5 ports
  - Can bridge between PCIe and GPU memory via the NVLink C2C interconnect
  - For best performance
    - Prefer PCIe Relaxed Ordering
    - Maximize latency hiding, increase reorder buffers
    - Max Payload Size >= 128B
    - Max Read Request Size >= 512B
    - Take advantage of 10-bit tag support
- For Unified Memory, i.e. System Allocated Memory and CUDA Managed Memory
  - PCIe access works as expected, e.g. does not trigger automatic page migration, supports Atomics, etc.
  - Use device with page fault support, e.g. On Demand Paging
- On multi-socket platforms
  - Take advantage of NUMA architecture, i.e. affinity between PCIe devices and NUMA nodes
  - Use Extended GPU Memory (EGM) for GPU access to CPU memory




# Upstream Linux kernel APIs for GPUDirect RDMA

NIC memory registration based on DMA-BUF




- Require kernel 5.12+ or backports, open GPU driver 515+, CUDA 12.7+
- Supported on data center and RTX GPUs
- Pure upstream experience, no MOFED, no nvidia-peermem or nv\_peer\_mem
- Current limitations: no sharing of BAR1 space among dma-bufs or other APIs (GDRCopy), always map whole dma-buf even when registering smaller portion





# How CPU Proxy works


Control path through CPU



CPU is still in the communication critical path!


# **GPUDirect Async Family**

- GPUDirect Async (GDA) moves the control path to GPU
- Integrate I/O control with CUDA work scheduling
- I/O control path involves request preparation and triggering
  - Preparation involves creating a work request that can be made available to the I/O device (e.g. enqueueing a WQE on a QP)
  - Triggering involves handoff of a prepared work request to the I/O device (e.g. ringing a doorbell)
- GPUDirect Async has two flavors
  - CPU prepared, GPU triggered
    - Integrates with stream, graph, kernel
  - GPU initiated (i.e. prepared and triggered)
    - Integrates with CUDA kernels



# GDA-KI: GPUDirect Async – Kernel Initiated

Overview





- 1. GPU generates data in GPU memory.
- 2. GPU creates WQE.3. GPU updates DBR.Post-send
- 4. GPU rings the NIC DB.
- 5. NIC reads WQ.
- 6. NIC reads data.
- 7. NIC sends the data out.
- 8. NIC writes CQ. GPU polls CQ.

Moving the control path to GPU. CPU is removed from the critical path.

### GDA-KI: GPUDirect Async – Kernel Initiated

Post-send algorithm







- Writing WQE, DBR, and DB is sequential. Membar is required to guarantee visibility ordering to the NIC.
- Membar is expensive on GPU.
- We can prepare multiple WQEs in parallel, sync, and one thread does item C – F.
- No dependency between QPs. Use GPU massive threads to handle multiple QPs concurrently.

# GDA-KI: GPUDirect Async – Kernel Initiated

Parallelizing WQE creation with SW coalescing






- GPU sends producer idx to the NIC by updating DBR and ringing DB. NIC processes all WQEs whose ID <= idx.
- Two coalescing levels: Warp and DB
- Threads in same warp create WQEs in parallel. One enters the DB coalescing function.
- Threads from different warps (or even CTAs) may share QP and want to submit WQEs around the same time. One will be selected to update DBR and write DB.
- One DB ringing (PCIe write) for n WQEs.



### IBGDA Transport

#### GDA-KI implementation in NVSHMEM and NCCL



- Same NVSHMEM API for all transports.
- Use environment variable to select the active transport.
  - NVSHMEM\_IB\_ENABLE\_IBGDA=1./application
- Optimization through environment variables.
  - NVSHMEM\_IBGDA\_NUM\_DCI
  - NVSHMEM\_IBGDA\_NUM\_RC\_PER\_PE
  - NVSHMEM\_IBGDA\_RC\_MAP\_BY
  - And many more ...
  - https://docs.nvidia.com/nvshmem/api/gen/env.html


<sup>\*</sup>IBRC are a CPU Proxy transport

<sup>\*</sup>IBGDA is a GDA-KI transport


# **NVSHMEM IBGDA Performance Tuning**

DC vs RC





IBGDA needs multiple QPs for high message rate



- RC connections are static. Create upfront.
- O(P<sup>2</sup>) for mesh. Imagine N QPs per peer on large cluster.
- Generally faster than DC. No latency bubble.


A DCI can dynamically connect to any DCTs.

One DCI and one DCT on each PE are enough for mesh.


- Submit WQEs to DCI. Each WQE tells DCT num it wants to connect.
- Switching DCT creates latency bubble due to connection establishment.

# **NVSHMEM IBGDA Performance Tuning**

#### MAP\_BY=cta




#### MAP\_BY=cta




QP Mapping

- Avoid frequently switching target PEs on the same DCI.
  - Latency bubble can severely impact performance.
- Avoid over subscribe one QP.
  - False dependency in the same QP can slow down comm.
- Possible mapping: cta, sm, warp, dct

#### MAP\_BY=warp



#### MAP\_BY=warp



# **NVSHMEM IBGDA Performance Tuning**

Utilizing coalescing

- 3 NVSHMEM API scopes:
  - Thread: One thread to complete <u>one op</u>.
  - Warp: One warp to complete one op.
  - Block: One CTA to complete one op.
- Post-send is highly sequential. IBDA uses one thread to complete each op.
- All threads in the same warp calls same thread-scope API is better than warp-scope API.
  - Coalescing requires using same QP.

```
// Launch with my_kern<<<1,32>>>(dst_pe);
__global__ void my_kern(int dst_pe) {
   nvshmem_putmem_nbi(&dst_addr[threadIdx.x],...,dst_pe);
}
```


Create 32 WQEs in parallel.
Thread #31 updates DBR and rings DB.


```
// Launch with my_kern<<<1,32>>>(dst_pe);
__global__ void my_kern(int dst_pe){
  for(i=0;i<32;++i)
   nvshmemx_putmem_nbi_warp(&dst_addr[i],...,dst_pe);
}</pre>
```

Create a WQE, update DBR, and ring DB 32 times.

#### **NVSHMEM PUT**


Block Scope






#### **NVSHMEM PUT**


#### Thread Scope






#### **NVSHMEM PUT**


#### Thread Scope






#### NVSHMEM P&G


DGX-H100






#### NVSHMEM P & G


Grace-Hopper





# Case Study


Jacobi



# Case Study

GNN

#### Breakdown of a distributed GNN training step



Details: mag240m link prediction training on 4x DGX A100 with 8x 200Gb/s IB each.

Feature (message) size is 1.5KB with 125K features fetched by each GPU from remote SYSMEMs per training step.


\*Slide courtesy of Nicolas Castet.



#### NCCL IBGDA

#### Overview

- NCCL stands for Nvidia Collectives Communications Library
- NCCL implements communication primitives optimized for multi-GPU applications
- NCCL is used as a communications backend for all major DL frameworks
- IBGDA is currently an experimental feature in NCCL



1 GPU

multi-GPU, multi-node

### NCCL IBGDA

#### Tradeoffs of using GDA-KI

#### Pros

- Much greater concurrency, thus much higher message rates
- No need to write to sysmem to signal the proxy thread, reducing the overhead of a single operation
- No taking of locks, context switching, or other possible overheads with a host OS

#### Cons

- Lose the overlap that comes with a proxy thread
- CPU cores are individually fast and great for control flow

#### NCCL solution

- Offload ncclSend and ncclRecv using IBGDA
- The target use case is **AlltoAll** communications patterns

### NCCL AlltoAll


#### Overview

- AlltoAll requires N^2 roundtrips
- NCCL uses a single proxy thread per-communicator, which is responsible for all network operations
  - This is typically mapped one communicator per-GPU

```
NCCLCHECK(ncclGroupStart());
for (int r=0; r<nRanks; r++) {
   NCCLCHECK(ncclSend(((char*)sendbuff)+r*rankOffset, count, type, r, comm, stream));
   NCCLCHECK(ncclRecv(((char*)recvbuff)+r*rankOffset, count, type, r, comm, stream));
}
NCCLCHECK_COMM_WAIT(ncclGroupEnd(), comm);</pre>
```

## NCCL Transports

**IBGDA** in NCCL




- NCCL core abstracts inter-GPU connections with the concept of a transport.
- The network transport require a plugin which implements networking primitives
- NCCL comes with two internal network plugins: net\_ib and socket
- IBGDA in NCCL is implemented as an external network plugin

<sup>\*</sup>Net IB are CPU Proxy transports

<sup>\*</sup>IBGDA is an GDA-KI transport

### NCCL Network Protocol


#### **IBGDA** in NCCL



- NCCL uses a peer-to-peer synchronization permessage
- The receiver arrives, posts a recv and sends CTS
- The sender copies their data chunk to the FIFO
- The sender sends a payload and fence operation to the NIC
- The receiver sees completion and copies the destination FIFO buffer to the user buffer

### NCCL AlltoAll GPU Utilization


**IBGDA** in NCCL



- NCCL packs up to 8 send and 8 receive operations into a single work element
- One work element is executed by a single channel
- One channel contains its own network connections and FIFOs and is progressed by one SM
- Each channel can progress its own work in parallel
- NCCL by default uses up to 16 channels at once
- Thus, up to 128 send/recv pairs are executed in parallel
- For every send and recv, NCCL has a control thread which IBGDA uses to do network operations


## NCCL IBGDA Performance - Base Latency

Allto All Latency on DGX-H100, Smaller is Better




# NCCL IBGDA Performance – Mid Message Sizes

Allto All Latency on DGX-H100, Smaller is Better



### Future Work

- Tuning for large message sizes
- Aggregation / Doorbell Coalescing
- Rail-optimized traffic
- Deeper pipelining
- User buffer registration



## Summary

- Magnum IO is the architecture for parallel, intelligent data center IO
- Updates on GPUDirect technologies
  - support on various platforms, especially Grace-Hopper
  - GPUDirect RDMA with DMA-BUF
  - GPUDirect Async Kernel Initiated (GDA-KI) moves the NIC control plan to GPU
- NVSHMEM IBGDA
  - An implementation of GDA-KI in NVSHMEM
  - Important tuning knobs for users
  - 512B message size to saturate BW, up to 175x higher message rate compared with IBRC, good strong scaling similar to NVLink
- NCCL IBGDA
  - An implementation of GDA-KI in NCCL
  - Up to 75% lower all-to-all latency compared with net\_ib

## Magnum IO @ GTC2024

S61339 - Multi GPU Programming Models for HPC and Al

S62129 - Training Deep Learning Models at Scale: How NCCL Enables Best Performance on Al Data Center Networks

P61487 - Toward Optimizing File IO on GPU Clusters

S62559 - Accelerating and Securing GPU Accesses to Large Datasets

CWE61229 - Inter-GPU Communication Techniques and Libraries for HPC and Al

P63163 Toward IOWN: Real-Time DNN Inference With CUDA Graphs and DOCA GPUNetIO

