


- Memory Hierarchy
 - Memory Access Patterns
 - Memory Model
 - L2 Cache
 - Shared Memory
- Thread Divergence
- GPU Occupancy
- CUDA streams & Graphs



Understanding Memory and Caches



Nsight Compute View






Instructions, Requests, Sectors

One warp = 32 Threads








Granularity = 32 Byte sector

How many different 32-Byte sectors are being touched by the WARP?











4-bytes per thread coalesced memory access

Coalesced memory accesses, touching only the ideal number of sectors




8-bytes per thread coalesced memory access






1-byte per thread unaligned memory access




4-bytes per thread unaligned memory access

Coalesced but unaligned memory accesses will increase the number of sectors per request




8-bytes per thread unaligned memory access






1-byte per thread, stride = 2



4-bytes per thread, stride = 2

Strided memory accesses also increase the number of sectors per request






Nsight Compute

Instructions generate requests to L1 cache


32B sectors are transferred between L1 and L2 caches

and eventually to/from memory




Make sure these numbers match your expectations






CUDA Generic Address Space



- Single Generic address space Visible to Thread
- Fully C++ object model conforming




CUDA Generic Address Space






CUDA Generic Address Space






CUDA Generic Address Space





Reads

Reading from local / Global Mem can hit in L1 or L2






Writes


L1 is write-through, L2 is write-back

Writes will always reach at least L2, Read After Write can hit in L1 (e.g. register spills)





Scope levels





Synchronizing memory between multiple Thread Blocks

L2 Cache flag = 0 Data = ?

Cooperative Kernel

L1 Cache L1 Cache


```
_host__ _device__
int poll_then_read(int& flag, int& data)
{
    while (flag != 1);
    return data;
}
```

```
__host__ __device__
void write_then_signal(int& flag, int&
data, int value) {
    data = value;
    flag = 1;
}
```

Reader: Thread 0, Block 0, SM 0



Synchronizing memory between multiple Thread Blocks



```
L1 Cache flag = 0

__host__ __device__
int poll_then_read(int& flag, int& data)
{
    while (flag != 1);
    return data;
}
```


L1 Cache

```
_host__ _device__
void write_then_signal(int& flag, int&
data, int value) {
   data = value;
   flag = 1;
}
```

Reader: Thread 0, Block 0, SM 0



Synchronizing memory between multiple Thread Blocks




Reader: Thread 0, Block 0, SM 0




```
L2 Cache
                                              flag = 1
                                                           Data = value
L1 Cache
                                                                                               L1 Cache
                  flag = 0
                                                              flag = 1
                                                                            Data = value
             device
   host
                                                           host
                                                                     device
int poll_then_read(int& flag, int& data)
                                                         void write_then_signal(int& flag, int&
                                                         data, int value) {
     while (flag != 1) ;
                                                              data = value;
     return data;
                                                              flag = 1;
                                                                         Writer: Thread 0, Block 1, SM 1
Reader: Thread 0, Block 0, SM 0
```




























Synchronizing memory between different Thread Blocks

Three Performance issues:

- 1. Uses system scope atomic. atomic<Type, cuda::thread_scope_system>
- 2. Full sequential consistency not needed
- 3. Spinning while loop, no backoff

```
__host__ __device__
int poll_then_read(atomic<bool>& flag,
int& data ) {
    while (!flag.load());
    return data;
}
```

```
__host__ __device__
void write_then_signal(atomic<bool>&
flag, int& data, int value) {
    data = value;
    flag = true;
}
```

Reader: Thread 0, Block 0, SM 0



Synchronizing memory between different Thread Blocks

Three Performance issues:

- 1. Uses system scope atomic Use GPU Device scope
- 2. Full sequential consistency not needed
- 3. Spinning while loop, no backoff

```
__host__ __device__
int poll_then_read(
cuda::atomic<bool, cuda::thread_scope_device>&
flag, int& data ) {
    while (!flag.load());
    return data;
}
```

```
__host__ __device__
void write_then_signal (
cuda::atomic<bool, cuda::thread_scope_device>&
flag, int& data, int value) {
    data = value;
    flag = true;
}
```

Reader: Thread 0, Block 0, SM 0



Synchronizing memory between different Thread Blocks

Three Performance issues:

- 1. Uses system scope atomic Use GPU Device scope
- 2. Full sequential consistency not needed C++ acquire release semantics are sufficient
- 3. Spinning while loop, no backoff

```
__host__ __device__
int poll_then_read(
cuda::atomic<bool, cuda::thread_scope_device>&
flag, int& data ) {
    while (!flag.load(memory_order_acquire));
    return data;
}
```

```
__host__ __device__
void write_then_signal (
cuda::atomic<bool, cuda::thread_scope_device>&
flag, int& data, int value) {
    data = value;
    flag.store(true, memory_order_release);
}
```

Reader: Thread 0, Block 0, SM 0



Synchronizing memory between different Thread Blocks

Three Performance issues:

- 1. Uses system scope atomic Use GPU Device scope
- 2. Full sequential consistency not needed C++ acquire release semantics are sufficient
- 3. Spinning while loop, no backoff Use notify_all() wait() API with built in exponential backoff


```
__host__ __device__
int poll_then_read(
cuda::atomic<bool, cuda::thread_scope_device>&
flag, int& data ) {
    flag.wait(false, memory_order_acquire);
    return data;
}
```

```
__host__ __device__
void write_then_signal (
cuda::atomic<bool, cuda::thread_scope_device>&
flag, int& data, int value) {
    data = value;
    flag.store(true, memory_order_release);
    flag.notify_all();
}
```

Reader: Thread 0, Block 0, SM 0



Synchronizing memory at system scope



```
_host__ __device__
int poll_then_read(
cuda::atomic<bool, cuda::thread_scope_system>&
flag, int& data ) {
    flag.wait(false, memory_order_acquire);
    return data;
}
```

Reader: Thread 0, Block 0, SM 0, GPU 0

```
__host__ __device__
void write_then_signal (
cuda::atomic<bool, cuda::thread_scope_system>&
flag, int& data, int value) {
    data = value;
    flag.store(true, memory_order_release);
    flag.notify_all();
}
```

Writer: Thread 0, Block 1, SM 1, GPU 15





ANNOTATED POINTER

A pointer annotated with an access property

```
template <typename T, typename AccessProperty>
class cuda::annotated_ptr;

int* g;
cuda::annotated_ptr<int, access_property::global> p{g};
p[threadIdx.x] = 42;
A pointer to global memory.
Like raw pointer with hint: property might be applied/ignored!
```

```
__device__ void indepentently_compiled(
     cuda::annotated_ptr<int, access_property>
);
```

Propagates properties through ABI boundaries for independently compiled device code.





ANNOTATED POINTER

Access Properties

cuda::annotated_ptr<T, cuda::access_property>

Dynamic Static	Global Share	cuda::access_property::shared	Memory access to the shared-memory
		cuda::access_property::global	Memory access to the global-memory (does not indicate frequency of access)
		cuda::access_property::normal	Memory access to the global-memory as frequent as others
		cuda::access_property::persisting	Memory access to the global-memory more frequent than others
		cuda::access_property::streaming	Memory access to the global-memory less frequent than others
		cuda::access_propertyInterleavedRange	 Memory access to the global-memory with dynamic hint Request properties for probabilities of memory addresses Request properties for elements of an address range

- sizeof(cuda::annotated_ptr<T, StaticAccessProperty>) == sizeof(T*)
- sizeof(cuda::annotated_ptr<T, cuda::access_property>) == 2*sizeof(T*)





ANNOTATED POINTER

Interleaved dynamic property

```
int* g_ptr; size_t sz;
cuda::access_property interleaved{
    cuda::access_property::persisting{},
    0.3,
    cuda::access_property::streaming{}
};
```

```
g_ptr
size = 10
```

```
cuda::annotated_ptr<int, access_property> p{
   g_ptr, interleaved
};
p[threadIdx.x] = 42;
int v = p[threadIdx.x];
```

30% of memory addresses accessed with **persisting** property.

70% of memory addresses accessed with **streaming** property.





Range dynamic property

```
int* g_ptr; size_t leading_size, total_size;

cuda::access_property range{
    g_ptr, leading_size, total_size,
    cuda::access_property::persistent{},
    cuda::access_property::streaming{}
};

cuda::annotated_ptr<int, access_property::global> p{
    g_ptr, range
};
```







Prefetching memory

- Prefetches memory at L2 cache line granularity and sets access frequency
- Can use it as a larger shared memory (backed by global memory) that can be shared across thread-blocks

```
__global__ void pin(int* a) {
    if(threadIdx.x == 0 ) // Thread 0 prefetches one L2 cache line or 32 integer elements
        cuda::apply_access_property(a, 32*sizeof(int), cuda::access_property::persisting{});
}
```

40 MB L2

Prefetch

80 GB HBM2e





Discarding or Resetting memory

- Once done using it, either set its access frequency back to normal
- Or discard if the application does not need the lines to be written back to main memory
- Otherwise, the memory might be kept in the L2 for a very long time.

No write back. Saves Bandwidth!



cuda::apply_access_property(ptr, size, cuda::access_property::normal{});




cuda::discard_memory(ptr, size);





Pass 1: Multi sweep on weather and climate stencils

```
for (int k = 0; k < nz; ++k) {
         pos += y_stride;
         float tmp_reg = dstm * src_p[pos];
         dst[pos] = tmp_reg + 1;
         tmp[pos] = tmp_reg - 1;
         dstm = tmp_reg;
```








Pass 2: Multi sweep on weather and climate stencils

```
for (int k = nz - 1; k \ge 0; --k) {
         pos -= z_stride;
         dstm += (tmp[pos] - dst[pos] + 2.f);
         dst[pos] = dstm;
```








Multi sweep on weather and climate stencils

```
cuda::annotated_ptr<float,cuda::access_property
::persisting> dst_p{dst};

cuda::annotated_ptr<float,cuda::access_property
::persisting> tmp_p{tmp};

cuda::annotated_ptr<float,cuda::access_property
::streaming> src_p{src};
```








Pass 2: Multi sweep on weather and climate stencils

```
cuda::annotated ptr<float,cuda::access property::persisting> dst p{dst};
cuda::annotated_ptr<float,cuda::access_property::persisting> tmp_p{tmp};
cuda::annotated_ptr<float,cuda::access_property::streaming> src_p{src};
for (int k = 0; k < nz; ++k) {
          pos += y_stride;
          float tmp_reg = dstm * src_p[pos];
           dst_p[pos] = tmp_reg + 1;
           tmp_p[pos] = tmp_reg - 1;
          dstm = tmp_reg;
for (int k = nz - 1; k \ge 0; --k) {
          pos -= z_stride;
           dstm += (tmp_p[pos] - dst_p[pos] + 2.f);
          dst_p[pos] = dstm;
```








Pass 2: Multi sweep on weather and climate stencils

```
for (int k = 0; k < nz; ++k) {
         pos += y_stride;
         float tmp_reg = dstm * src_p[pos];
         dst_p[pos] = tmp_reg + 1;
         tmp_p[pos] = tmp_reg - 1;
         dstm = tmp_reg;
for (int k = nz - 1; k \ge 0; --k) {
         pos -= z_stride;
         dstm += (tmp_p[pos] - dst_p[pos] + 2.f);
         dst_p[pos] = dstm;
         if( threadIdx.x == 0 )
         cuda::discard_memory(&tmp_p[pos],32*sizeof(float));
```








Performance Multi sweep on weather and climate stencils


auto 12_persistent_size = prop.persistingL2CacheMaxSize; // 30MB on A100. 75% of total
cudaDeviceSetLimit(cudaLimitPersistingL2CacheSize, 12_persistent_size);






Performance Multi sweep on weather and climate stencils


auto 12_persistent_size = 20*1000*1000; // 20MB. 50% of total on A100
cudaDeviceSetLimit(cudaLimitPersistingL2CacheSize, l2_persistent_size);





Fast, Threadblock local scratchpad

- Inside SM, private to thread block, user-controlled cache
- Default max = 48KB per thread block, up to 164KB (explicit opt-in) in A100
- Max bandwidth A100 = 108 SMs x 1.41GHz x 128
 Bytes/clock = 19.5 TB/s
- ~10x more bandwidth than Global Memory, very low latency
- Only 4-Byte access granularity



108 SMs



Fast, SM-local scratchpad

Shared memory organization: 32 banks x 4 Bytes = 128 Bytes per row





Fast, SM-local scratchpad

Shared memory organization: 32 banks x 4 Bytes = 128 Bytes per row

Bank conflicts can happen, inside a warp:


2+ threads access different 4-Byte words from the same bank Worst case = 32-way conflicts, 31 replays Replays increase latency, decrease bandwidth





Example: 32x32 shared memory transpose

__shared__ float sm[32][32];



Bank numbers

No conflicts when accessing rows

32-way conflicts accessing columns

__shared__ float sm[32][33];

padding

					,
0	1	2	•••	31	0
1	2	3	•	0	1
2	3	4	•••	1	2
•••	•••	•••	•••	•••	•••
31	0	1	•••	30	31

No conflicts when accessing rows

No conflicts when accessing columns



Bank conflicts guidelines

Accessing elements	Banks per element	Bank Conflict Resolution level	
1,2,4 bytes	1	Warp	Up to 32-way conflicts!
8 bytes	2	½ warp	Up to 16-way conflicts
16 bytes	4	¼ warps	Up to 8-way conflicts

Accessing same word, or bytes inside same word = no conflict (multicast)



Async load to shared memory


```
Typical way of loading data to shared memory:
```

```
__shared__ int smem[1024];
smem[threadIdx.x] = input[index];
```

```
LDG.E.SYS R0, [R2];

* STALL *

STS [R5], R0;
```



- Wasting registers
- Stalling while the data is loaded
- Wasting L1/SHM bandwidth






Async load to shared memory

The cooperative_groups API:

cooperative_groups::memcpy_async(Group, dst*, src*, Shape);

The CUDA APIs with synchronization primitives:

```
cuda::memcpy_async(Group, dst*, src*, Shape, cuda::barrier);
cuda::memcpy_async(Group, dst*, src*, Shape, cuda::pipeline);
```



Copy the data to shared memory asynchronously







Simple replacement for filling in shared memory

```
extern __shared__ float shmem[];
for(int i=threadIdx.x; i<size; i+=blockDim.x)
{
    shmem[i] = gmem[i];
}
__syncthreads();</pre>
```

```
extern __shared__ float shmem[];
namespace cg = cooperative_groups;
auto block = cg::this_thread_block();

cg::memcpy_async(block, shmem, gmem, size*sizeof(float));
cg::wait(block);
```







MEMCPY_ASYNC() Comparing variants

Cooperative Groups	cuda::barrier	cuda::pipeline	What happens
		Pipe.producer_acquire()	Wait for consumer to release oldest pipeline stage. circular queue
cg::memcpy_async(g,)	cuda::momeny async(a har)	cuda::memcpy_async(g,, pipe)	Issue Async copies on the barrier or pipe->barrier[i]
	cuda::memcpy_async(g,,bar)	Pipe.producer_commit()	Commit the issued memcpy_async to the barrier.
cg::wait() cg::wait_prior <n>()</n>	bar.arrive()	Dina concumor wait()	Thread arrival on the barrier
	bar.wait()	Pipe.consumer_wait()	Wait on the barrier
		Pipe.consumer_release()	Release current pipeline stage (only pipeline)





Intra-warp vs extra-warp divergence

CUDA deals with divergence at the warp level

Divergence between warps:
All threads inside each warp
take the same branch

Divergence between warps is OK.



Intra-warp vs extra-warp divergence

CUDA deals with divergence at the warp level



More instructions!

Avoid intra-warp divergence if you can



CUDA Threads are Threads

Since Volta, NVIDIA GPUs guarantee forward progress

GPU must know which threads participate in warp-synchronous instructions synchronization guaranteed only <u>inside</u> these instructions

The old warp-synchronous instructions without mask are deprecated!





EXAMPLE

Update from shfl to shfl_sync

Simple case where all the threads are known to be active:

$$y = _{shfl}(x, 0);$$



$$y = __shfl_sync (0xffffffff, x, 0);$$

Or, use cooperative groups

```
namespace cg=cooperative_groups;
auto block = cg::this_thread_block();
auto tile32 = cg::tiled_partition<32>(block);
y = tile32.shfl(x, 0);
```





EXAMPLE

Update from shfl to shfl_sync

More complex case where all threads might not participate:

```
for (int i=tid; i<N; i+=256)
{
      <...>
      y = __shfl(x, 0);
      <...>
}
```





EXAMPLE

Update to Cooperative Groups

You can also use Cooperative groups

```
namespace cg=cooperative_groups;
auto block = cg::this_thread_block();
auto tile32 = cg::tiled_partition<32>(block);
for (int i=0; i<N; i+= 256)
{
    auto subtile = cg::binary_partition(tile32, tid+i<N);
    if (tid+i<N)
    {
        <...>
        y = subtile.shfl(x, 0);
        <....>
    }
}
```


No convergence assumptions

Expect ≠ Assume

- Expecting convergence is reasonable (performance)
- Assuming convergence is illegal!







SM Resources on A100

 $Occupancy = \frac{Achieved number of threads per SM}{Maximum number of threads per SM}$

65536 32-bit Registers

164 KB Shared Memory


CUDA Cores: 2048 Threads / 32 Thread Blocks

A100 SM



SM Resources on A100

Example kernel: 512 threads per block, 8 registers / thread (4096 / block), 8KB shared memory per block



Higher occupancy

In general, higher occupancy is better:

- More warps per SM
- More parallelism to hide the latencies
- Can also do well with lower occupancy, but more work per thread.

Example kernel:

- 512 threads per block
- 8 registers per thread
- 8KB shared memory

occupancy = 100%



Higher occupancy

In general, higher occupancy is better:

- More warps per SM
- More parallelism to hide the latencies
- Can also do well with lower occupancy, but more work per thread.

Example kernel:


- 512 threads per block
- 8 registers per thread
- 8KB shared memory

- occupancy = 100%

But launching only 80 thread blocks?

$$\frac{80 \text{ blocks x } 512 \text{ threads}}{56 \text{ SMs x } 2048 \text{ threads}} = 36\% \text{ of } P100$$

$$\frac{80 \text{ blocks x } 512 \text{ threads}}{108 \text{ SMs x } 2048 \text{ threads}} = 18\% \text{ of A}100$$





CUDA STREAMS

Overlapping compute, copies and allocations

cudaMalloc() or cudaFree() halts GPU

Stream 0
CudaMalloc(buffer);
H2D

Kernel 1
D2H
CudaFree(buffer);

D2H
CudaFree(buffer);

D2H
CudaFree(buffer);

New stream-ordered asynchronous memory allocations

Very low latency (memory pool)

Stream 0

cudaMallocAsync(buffer);

H2D

Kernel 1

D2H

cudaFreeAsync(buffer);

Stream 1

cudaMallocAsync(buffer);

H2D


Kernel 1

D2H


cudaFreeAsync(buffer);

CUDA GRAPHS

Free up CPU resources



CUDA GRAPHS Reduction in launch overhead






CUDA GRAPHS

Embedding memory allocation in graphs

CUDA Graphs offers two new node types: allocation & free

Identical semantics to stream cudaMallocAsync()

- Pointer is returned at node creation time
- Pointer may be passed as argument to later nodes
- Dereferencing pointer is only permitted downstream of allocation node & upstream of free node





TAKEAWAYS

How to keep up with larger GPUs

- Be aware of your grid sizes and achieved occupancy
- Re-visit code, express more parallelism
- Launch more independent kernels in parallel: CUDA streams, graphs
- Share the GPU with multiple processes: MPS
- Split the GPU into smaller instances: MIG



